github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-08-11 13:03:15 +00:00
Code Issues Projects Releases Wiki Activity

Update AGL and TME links per feedback

Browse Source 
Signed-off-by: Amy Reyes <amy.reyes@intel.com>
This commit is contained in:
Amy Reyes 2021-11-08 15:23:02 -08:00 committed by David Kinder
parent 812cd3e6de
commit 2ae8a468f9
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
doc/developer-guides/hld/hld-security.rst
View File

@ -285,7 +285,9 @@ following rules:
Detailed configurations and policies are out of scope for this document. Detailed configurations and policies are out of scope for this document.
For good references on OS system security hardening and enhancement, For good references on OS system security hardening and enhancement,
see `Android security <https://source.android.com/security/>`_. see `AGL security
<https://docs.automotivelinux.org/en/lamprey/#2_Architecture_Guides/2_Security_Blueprint/0_Overview/>`_
and `Android security <https://source.android.com/security/>`_.
Hypervisor Security Enhancement Hypervisor Security Enhancement
=============================== ===============================
@ -313,7 +315,7 @@ Background
The ACRN hypervisor has ultimate access control of all the platform The ACRN hypervisor has ultimate access control of all the platform
memory spaces (see :ref:`memmgt-hld`). Note that on the APL platform, memory spaces (see :ref:`memmgt-hld`). Note that on the APL platform,
`SGX <https://www.intel.com/content/www/us/en/developer/tools/software-guard-extensions/overview.html>`_ and `TME `SGX <https://www.intel.com/content/www/us/en/developer/tools/software-guard-extensions/overview.html>`_ and `TME
<https://software.intel.com/en-us/blogs/2017/12/22/intel-releases-new-technology-specification-for-memory-encryption>`_ <https://itpeernetwork.intel.com/memory-encryption/>`_
are not currently supported. are not currently supported.
The hypervisor can read and write any physical memory space allocated The hypervisor can read and write any physical memory space allocated