github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-06-27 07:46:53 +00:00
Code Issues Projects Releases Wiki Activity

doc: fix typos in rtvm workload design doc

Browse Source 
Signed-off-by: David B. Kinder <david.b.kinder@intel.com>
This commit is contained in:
David B. Kinder 2019-07-09 17:13:35 -07:00 committed by David Kinder
parent 503b71a16e
commit 44fc5fcbf0
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
doc/tutorials/rtvm_workload_design_guideline.rst
View File

@ -19,7 +19,7 @@ Cache Allocation Technology, aka CAT) to RTVMs. For best real time performance o
we recommend using dedicated (pass-thru) PCIe devices to avoid VM-Exit at run time. we recommend using dedicated (pass-thru) PCIe devices to avoid VM-Exit at run time.
.. note:: .. note::
The configuration space for pass-thru PCI devices is still emulated and the accessing it will The configuration space for pass-thru PCI devices is still emulated and accessing it will
trigger a VM-Exit. trigger a VM-Exit.
RTVM with virtio PMD (Polling Mode Driver) for I/O sharing RTVM with virtio PMD (Polling Mode Driver) for I/O sharing
@ -36,7 +36,7 @@ ACRN uses hypervisor emulated virtual UART (vUART) devices for inter-VM synchron
logging output, or command send/receive. Currently, the vUART only works in polling mode, but logging output, or command send/receive. Currently, the vUART only works in polling mode, but
may be extended to support interrupt mode in a future release. In the meantime, for better RT may be extended to support interrupt mode in a future release. In the meantime, for better RT
behavior, the RT application using the vUART shall reserve a margin of CPU cycles to accommodate behavior, the RT application using the vUART shall reserve a margin of CPU cycles to accommodate
for the additional latency introduced by the VM-Exit to the vUART I/O registers (~2000--3000 cycles for the additional latency introduced by the VM-Exit to the vUART I/O registers (~2000-3000 cycles
per register access). per register access).
DM emulated device (Except PMD) DM emulated device (Except PMD)