github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-06-24 14:33:38 +00:00
Code Issues Projects Releases Wiki Activity

hv: lapic: minor refine about init_lapic

Browse Source 
According to SDM Vol 3, Chap 10.4.7.2 Local APIC State After It Has Been Software Disabled,
The mask bits for all the LVT entries are set when the local APIC has been software disabled.
So there's no need to mask all the LVT entries one by one.

Tracked-On: #4550
Signed-off-by: Li Fei1 <fei1.li@intel.com>
This commit is contained in:
Li Fei1 2020-04-24 16:32:30 +08:00 committed by wenlingz
parent 067b439e69
commit 4c733708bf
1 changed files with 3 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
hypervisor/arch/x86/lapic.c
View File

@ -75,14 +75,9 @@ void early_init_lapic(void)
void init_lapic(uint16_t pcpu_id)
{
per_cpu(lapic_ldr, pcpu_id) = (uint32_t) msr_read(MSR_IA32_EXT_APIC_LDR);
/* Mask all LAPIC LVT entries before enabling the local APIC */
msr_write(MSR_IA32_EXT_APIC_LVT_CMCI, APIC_LVT_M);
msr_write(MSR_IA32_EXT_APIC_LVT_TIMER, APIC_LVT_M);
msr_write(MSR_IA32_EXT_APIC_LVT_THERMAL, APIC_LVT_M);
msr_write(MSR_IA32_EXT_APIC_LVT_PMI, APIC_LVT_M);
msr_write(MSR_IA32_EXT_APIC_LVT_LINT0, APIC_LVT_M);
msr_write(MSR_IA32_EXT_APIC_LVT_LINT1, APIC_LVT_M);
msr_write(MSR_IA32_EXT_APIC_LVT_ERROR, APIC_LVT_M);
/* Set the mask bits for all the LVT entries by disabling a local APIC software. */
msr_write(MSR_IA32_EXT_APIC_SIVR, 0UL);
/* Enable Local APIC */
/* TODO: add spurious-interrupt handler */