github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-06-25 15:02:13 +00:00
Code Issues Projects Releases Wiki Activity

HV Cx: add cx data of bxt j3455 SOC

Browse Source 
This is cx data for APL NUC.

Signed-off-by: Victor Sun <victor.sun@intel.com>
Acked-by: Kevin Tian <kevin.tian@intel.com>
This commit is contained in:
Victor Sun 2018-04-27 12:08:39 +08:00 committed by lijinxia
parent 94052ed7a6
commit 69628253e3
1 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
arch/x86/cpu_state_tbl.c
View File

@ -73,6 +73,13 @@ struct cpu_px_data px_j3455[] = {
{0x320, 0, 0xA, 0xA, 0x0800, 0x0800} /* P8 */ {0x320, 0, 0xA, 0xA, 0x0800, 0x0800} /* P8 */
}; };
/* The table includes cpu cx info of Intel J3455 SoC */
struct cpu_cx_data cx_j3455[] = {
{{SPACE_FFixedHW, 0x1, 0x2, 0x1, 0x01}, 0x1, 0x1, 0x3E8}, /* C1 */
{{SPACE_FFixedHW, 0x1, 0x2, 0x1, 0x21}, 0x2, 0x32, 0x0A}, /* C2 */
{{SPACE_FFixedHW, 0x1, 0x2, 0x1, 0x60}, 0x3, 0x96, 0x0A} /* C3 */
};
struct cpu_state_table { struct cpu_state_table {
char model_name[64]; char model_name[64];
struct cpu_state_info state_info; struct cpu_state_info state_info;
@ -83,7 +90,7 @@ struct cpu_state_table {
}, },
{"Intel(R) Celeron(R) CPU J3455 @ 1.50GHz", {"Intel(R) Celeron(R) CPU J3455 @ 1.50GHz",
{ARRAY_SIZE(px_j3455), px_j3455, {ARRAY_SIZE(px_j3455), px_j3455,
0, NULL} ARRAY_SIZE(cx_j3455), cx_j3455}
} }
}; };