github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-08-03 09:23:35 +00:00
Code Issues Projects Releases Wiki Activity

hv: ptdev: address vector scalability problem by interrupt posting

Browse Source 
Now interrupt vector in ACRN hypervisor is maintained as global variable, not
per-CPU variable. If there're more PCI devices, the physical interrupt vectors
are not enough most likely.

This patch would not allocate physical interrupt vector for MSI/MSI-X vectors
if interrupt posting could been used to inject the MSI/MSI-X interrupt to
a VM directly.

Tracked-On: #7275
Signed-off-by: Fei Li <fei1.li@intel.com>
Reviewed-by: Jason Chen CJ <jason.cj.chen@intel.com>
This commit is contained in:
Fei Li 2022-03-29 09:46:14 +08:00 committed by acrnsi-robot
parent 7bcc5b7383
commit 6b32b28e72
1 changed files with 18 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
hypervisor/common/ptdev.c
View File

@ -193,16 +193,22 @@ static void ptirq_interrupt_handler(__unused uint32_t irq, void *data)
/* active intr with irq registering */ /* active intr with irq registering */
int32_t ptirq_activate_entry(struct ptirq_remapping_info *entry, uint32_t phys_irq) int32_t ptirq_activate_entry(struct ptirq_remapping_info *entry, uint32_t phys_irq)
{ {
int32_t retval; int32_t ret = 0;
uint32_t irq = IRQ_INVALID;
uint64_t key; uint64_t key;
if ((entry->intr_type == PTDEV_INTR_INTX) || !is_pi_capable(entry->vm)) {
/* register and allocate host vector/irq */ /* register and allocate host vector/irq */
retval = request_irq(phys_irq, ptirq_interrupt_handler, (void *)entry, IRQF_PT); ret = request_irq(phys_irq, ptirq_interrupt_handler, (void *)entry, IRQF_PT);
if (ret >=0) {
if (retval < 0) { irq = (uint32_t)ret;
pr_err("request irq failed, please check!, phys-irq=%d", phys_irq);
} else { } else {
entry->allocated_pirq = (uint32_t)retval; pr_err("request irq failed, please check!, phys-irq=%d", phys_irq);
}
}
if (ret >=0) {
entry->allocated_pirq = irq;
entry->active = true; entry->active = true;
key = hash64(entry->phys_sid.value, PTIRQ_ENTRY_HASHBITS); key = hash64(entry->phys_sid.value, PTIRQ_ENTRY_HASHBITS);
@ -211,7 +217,7 @@ int32_t ptirq_activate_entry(struct ptirq_remapping_info *entry, uint32_t phys_i
hlist_add_head(&entry->virt_link, &(ptirq_entry_heads[key].list)); hlist_add_head(&entry->virt_link, &(ptirq_entry_heads[key].list));
} }
return retval; return ret;
} }
void ptirq_deactivate_entry(struct ptirq_remapping_info *entry) void ptirq_deactivate_entry(struct ptirq_remapping_info *entry)
@ -219,7 +225,9 @@ void ptirq_deactivate_entry(struct ptirq_remapping_info *entry)
hlist_del(&entry->phys_link); hlist_del(&entry->phys_link);
hlist_del(&entry->virt_link); hlist_del(&entry->virt_link);
entry->active = false; entry->active = false;
if (entry->allocated_pirq != IRQ_INVALID) {
free_irq(entry->allocated_pirq); free_irq(entry->allocated_pirq);
}
} }
void ptdev_init(void) void ptdev_init(void)
@ -259,7 +267,7 @@ uint32_t ptirq_get_intr_data(const struct acrn_vm *target_vm, uint64_t *buffer,
for (i = 0U; i < CONFIG_MAX_PT_IRQ_ENTRIES; i++) { for (i = 0U; i < CONFIG_MAX_PT_IRQ_ENTRIES; i++) {
entry = &ptirq_entries[i]; entry = &ptirq_entries[i];
if (!is_entry_active(entry)) { if (!is_entry_active(entry) || (entry->allocated_pirq == IRQ_INVALID)) {
continue; continue;
} }
if (entry->vm == target_vm) { if (entry->vm == target_vm) {