github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-06-22 21:47:22 +00:00
Code Issues Projects Releases Wiki Activity

init fs and gs with 0x10

Browse Source 
we are not using ldt, so just init fs & gs with 0x10 which lead to
data segement descriptor in gdt.

Tracked-On: #1842
Signed-off-by: Jason Chen CJ <jason.cj.chen@intel.com>
Acked-by: Eddie Dong <eddie.dong@intel.com>
This commit is contained in:
Jason Chen CJ 2018-12-06 10:46:17 +08:00 committed by wenlingz
parent cf34cda332
commit 6b42b347d5
1 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
hypervisor/arch/x86/boot/cpu_primary.S
View File

@ -155,21 +155,19 @@ jmpbuf: .quad 0
.word 0x0008 .word 0x0008
.text .text
after: after:
// load all selector registers with appropriate values
xor %edx, %edx
lldt %dx
/* 0x10 = HOST_GDT_RING0_DATA_SEL*/ /* 0x10 = HOST_GDT_RING0_DATA_SEL*/
movl $0x10,%eax movl $0x10,%eax
mov %eax,%ss // Was 32bit POC Stack mov %eax,%ss // Was 32bit POC Stack
mov %eax,%ds // Was 32bit POC Data mov %eax,%ds // Was 32bit POC Data
mov %eax,%es // Was 32bit POC Data mov %eax,%es // Was 32bit POC Data
mov %edx,%fs // Was 32bit POC Data mov %eax,%fs // Was 32bit POC Data
mov %edx,%gs // Was 32bit POC CLS mov %eax,%gs // Was 32bit POC CLS
/* /*
* Fix up the IDT desciptors * Fix up the IDT desciptors
* The relocation delta in IDT tables has been fixed in relocate() * The relocation delta in IDT tables has been fixed in relocate()
*/ */
movl %eax, %edx
leal HOST_IDT(%rip), %edx leal HOST_IDT(%rip), %edx
movl $HOST_IDT_ENTRIES, %ecx movl $HOST_IDT_ENTRIES, %ecx