mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-09-24 18:27:18 +00:00
acrn-config: assign PCPU0~3 to post vm by default
Assign PCPU0~3 to post-launched VM. The CPU affinity can be overridden with the '--cpu_affinity' parameter of acrn-dm. v1-v2: 1) add 3 POST_STD_VM and 1 KATA_VM to industry scenario for whl-ipc/nuc7i7dnb. v2-v3: 1) remove the MAX_KATA_VM_NUM from scecnro config. 2) add gvtd args for nuc7/nuc6 board. Tracked-On: #4641 Signed-off-by: Wei Liu <weix.w.liu@intel.com> Acked-by: Victor Sun <victor.sun@intel.com>
This commit is contained in:
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">1</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -138,12 +137,12 @@
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">1</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -138,12 +137,12 @@
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -135,12 +134,12 @@
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -3,7 +3,7 @@
|
||||
<uos_type desc="UOS type">WINDOWS</uos_type>
|
||||
<rtos_type desc="UOS Realtime capability">no</rtos_type>
|
||||
<mem_size desc="UOS memory size in MByte">4096</mem_size>
|
||||
<gvt_args desc="GVT arguments. Recommendation is 64 448 8. Leave it blank to disable GVT.">64 448 8</gvt_args>
|
||||
<gvt_args desc="GVT settings. Set it to gvtd for GVTd, otherwise is GVTg arguments. The recommendation arguments for GVTg is 64 448 8. Leave it blank to disable GVT.">gvtd</gvt_args>
|
||||
<vbootloader desc="virtual bootloader method" readonly="true">ovmf</vbootloader>
|
||||
<vuart0 desc="vUART0 which emulated by device model">Enable</vuart0>
|
||||
<poweroff_channel desc="the method of power off uos"></poweroff_channel>
|
||||
|
@@ -3,7 +3,7 @@
|
||||
<uos_type desc="UOS type">WINDOWS</uos_type>
|
||||
<rtos_type desc="UOS Realtime capability">no</rtos_type>
|
||||
<mem_size desc="UOS memory size in MByte">4096</mem_size>
|
||||
<gvt_args desc="GVT arguments. Recommendation is 64 448 8. Leave it blank to disable GVT.">64 448 8</gvt_args>
|
||||
<gvt_args desc="GVT settings. Set it to gvtd for GVTd, otherwise is GVTg arguments. The recommendation arguments for GVTg is 64 448 8. Leave it blank to disable GVT.">gvtd</gvt_args>
|
||||
<vbootloader desc="virtual bootloader method" readonly="true">ovmf</vbootloader>
|
||||
<vuart0 desc="vUART0 which emulated by device model">Enable</vuart0>
|
||||
<poweroff_channel desc="the method of power off uos"></poweroff_channel>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">1</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -138,12 +137,12 @@
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -99,6 +98,7 @@
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
@@ -150,4 +150,146 @@
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="3">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="4">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="5">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="6">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="7" configurable="1" desc="specific for Kata">
|
||||
<vm_type readonly="true" desc="Specify the VM type">KATA_VM</vm_type>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
</acrn-config>
|
||||
|
@@ -3,7 +3,7 @@
|
||||
<uos_type desc="UOS type">WINDOWS</uos_type>
|
||||
<rtos_type desc="UOS Realtime capability">no</rtos_type>
|
||||
<mem_size desc="UOS memory size in MByte">4096</mem_size>
|
||||
<gvt_args desc="GVT arguments. Recommendation is 64 448 8. Leave it blank to disable GVT.">64 448 8</gvt_args>
|
||||
<gvt_args desc="GVT settings. Set it to gvtd for GVTd, otherwise is GVTg arguments. The recommendation arguments for GVTg is 64 448 8. Leave it blank to disable GVT.">gvtd</gvt_args>
|
||||
<vbootloader desc="virtual bootloader method" readonly="true">ovmf</vbootloader>
|
||||
<vuart0 desc="vUART0 which emulated by device model">Enable</vuart0>
|
||||
<poweroff_channel desc="the method of power off uos"></poweroff_channel>
|
||||
|
@@ -3,7 +3,7 @@
|
||||
<uos_type desc="UOS type">WINDOWS</uos_type>
|
||||
<rtos_type desc="UOS Realtime capability">no</rtos_type>
|
||||
<mem_size desc="UOS memory size in MByte">4096</mem_size>
|
||||
<gvt_args desc="GVT arguments. Recommendation is 64 448 8. Leave it blank to disable GVT.">64 448 8</gvt_args>
|
||||
<gvt_args desc="GVT settings. Set it to gvtd for GVTd, otherwise is GVTg arguments. The recommendation arguments for GVTg is 64 448 8. Leave it blank to disable GVT.">gvtd</gvt_args>
|
||||
<vbootloader desc="virtual bootloader method" readonly="true">ovmf</vbootloader>
|
||||
<vuart0 desc="vUART0 which emulated by device model">Enable</vuart0>
|
||||
<poweroff_channel desc="the method of power off uos"></poweroff_channel>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">1</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -137,12 +136,12 @@
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -151,4 +150,146 @@
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="3">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="4">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="5">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="6">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="7" configurable="1" desc="specific for Kata">
|
||||
<vm_type readonly="true" desc="Specify the VM type">KATA_VM</vm_type>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
</acrn-config>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">1</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -137,12 +136,12 @@
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -151,4 +150,146 @@
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="3">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="4">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="5">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="6">
|
||||
<vm_type desc="Specify the VM type" readonly="true">POST_STD_VM</vm_type>
|
||||
<guest_flags desc="Select all applicable flags for the VM" multiselect="true">
|
||||
<guest_flag>0</guest_flag>
|
||||
</guest_flags>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">COM1_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">1</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
<vm id="7" configurable="1" desc="specific for Kata">
|
||||
<vm_type readonly="true" desc="Specify the VM type">KATA_VM</vm_type>
|
||||
<clos configurable="0" desc="Class of Service for Cache Allocation Technology. Please refer SDM 17.19.2 for details and use with caution.">
|
||||
<vcpu_clos>0</vcpu_clos>
|
||||
</clos>
|
||||
<cpu_affinity desc="List of pCPU: the guest VM is allowed to create vCPU from all or a subset of this list.">
|
||||
<pcpu_id>0</pcpu_id>
|
||||
<pcpu_id>1</pcpu_id>
|
||||
</cpu_affinity>
|
||||
<epc_section configurable="0" desc="epc section">
|
||||
<base desc="SGX EPC section base, must be page aligned">0</base>
|
||||
<size desc="SGX EPC section size in Bytes, must be page aligned">0</size>
|
||||
</epc_section>
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
</vm>
|
||||
</acrn-config>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">0</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
|
@@ -35,7 +35,6 @@
|
||||
<IOMMU_BUS_NUM desc="Highest PCI bus ID used during IOMMU initialization.">0x100</IOMMU_BUS_NUM>
|
||||
<MAX_IR_ENTRIES desc="Maximum number of Interrupt Remapping Entries.">256</MAX_IR_ENTRIES>
|
||||
<MAX_IOAPIC_NUM desc="Maximum number of IO-APICs.">1</MAX_IOAPIC_NUM>
|
||||
<MAX_KATA_VM_NUM desc="Maximum number of Kata Containers in SOS.">1</MAX_KATA_VM_NUM>
|
||||
<MAX_PCI_DEV_NUM desc="Maximum number of PCI devices.">96</MAX_PCI_DEV_NUM>
|
||||
<MAX_IOAPIC_LINES desc="Maximum number of interrupt lines per IOAPIC.">120</MAX_IOAPIC_LINES>
|
||||
<MAX_PT_IRQ_ENTRIES desc="Maximum number of interrupt source for PT devices.">64</MAX_PT_IRQ_ENTRIES>
|
||||
@@ -137,12 +136,12 @@
|
||||
<vuart id="0">
|
||||
<type configurable="0" desc="vCOM1 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART0 (A.K.A COM1) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM1 irq">COM1_IRQ</irq>
|
||||
</vuart>
|
||||
<vuart id="1">
|
||||
<type configurable="0" desc="vCOM2 type">VUART_LEGACY_PIO</type>
|
||||
<base configurable="0" desc="vUART1 (A.K.A COM2) enabling switch. Enable by exposing its base address, disable by returning invalid base address.">INVALID_COM_BASE</base>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_BASE</irq>
|
||||
<irq configurable="0" desc="vCOM2 irq">COM2_IRQ</irq>
|
||||
<target_vm_id desc="COM2 is used for VM communications. When it is enabled, please specify which target VM that current VM connect to.">0</target_vm_id>
|
||||
<target_uart_id configurable="0" desc="target vUART ID that vCOM2 connect to">0</target_uart_id>
|
||||
</vuart>
|
||||
|
Reference in New Issue
Block a user