github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-09-02 01:16:50 +00:00
Code Issues Projects Releases Wiki Activity

HV: replace serial PCI MMIO base with BDF config

Browse Source 
replace serial PCI MMIO base address configure with its BDF configure.

Tracked-On: #1923
Signed-off-by: Minggui Cao <minggui.cao@intel.com>
Acked-by: Eddie Dong <eddie.dong@intel.com>
This commit is contained in:
Minggui Cao
2018-11-29 14:33:37 +08:00
committed by wenlingz
parent 10bde520a5
commit 8d08ec30b7
6 changed files with 48 additions and 51 deletions
Download Patch File Download Diff File Expand all files Collapse all files

35
hypervisor/arch/x86/Kconfig
View File

@@ -159,34 +159,39 @@ choice
If this is not selected, the serial port is disabled. This is the
default.
config SERIAL_MMIO
bool "Access serial port via MMIO"
config SERIAL_PCI
bool "PCI"
help
Select this if the serial port shall be accessed via memory-mapped
Select this if the serial port shall be accessed via PCI memory-mapped
registers.
config SERIAL_PIO
bool "Access serial port via PIO"
config SERIAL_LEGACY
bool "Legacy"
help
Select this if the serial port shall be accessed via in/out
Select this if the serial port shall be accessed via legacy port in/out
instructions.
endchoice
config SERIAL_MMIO_BASE
hex "Base address of serial port MMIO region"
depends on SERIAL_MMIO
default 0xfc000000
config SERIAL_PCI_BDF
hex "BDF value of serial PCI device"
depends on SERIAL_PCI
default 0x00C2
help
A 64-bit integer indicating the base physical address of the
memory-mapped UART registers.
A 16-bit integer encoding bus, device and function of the serial PCI device.
This integer consists of 8-bit bus ID, 5-bit device ID and 3-bit function ID.
As an example,for PCI device 00:18.2, this BDF would be (0 << 8) | (0x18 << 3)
| (2 << 0), it's 0x00C2.
config SERIAL_PIO_BASE
hex "Base address of serial port PIO region"
depends on SERIAL_PIO
hex "Base address of serial PIO region"
depends on SERIAL_LEGACY
default 0x3f8
help
The base address of the UART ports. This is logically 16-bit but used
The base address of the serial ports. This is logically 16-bit but used
as a 64-bit integer.
config COM_BASE

2
hypervisor/arch/x86/configs/apl-mrb.config
View File

@@ -1,5 +1,5 @@
# Generated by Kconfiglib (https://github.com/ulfalizer/Kconfiglib)
CONFIG_BOARD="apl-mrb"
CONFIG_SERIAL_MMIO=y
CONFIG_SERIAL_PCI=y
CONFIG_COM_BASE=0x3e8
CONFIG_COM_IRQ=6

2
hypervisor/arch/x86/configs/cb2_dnv.config
View File

@@ -1,6 +1,6 @@
# Generated by Kconfiglib (https://github.com/ulfalizer/Kconfiglib)
CONFIG_PARTITION_MODE=y
CONFIG_BOARD="cb2_dnv"
CONFIG_SERIAL_PIO=y
CONFIG_SERIAL_LEGACY=y
CONFIG_SERIAL_PIO_BASE=0x1000
CONFIG_DMAR_PARSE_ENABLED=y

2
hypervisor/arch/x86/configs/nuc6cayh.config
View File

@@ -1,4 +1,4 @@
# Generated by Kconfiglib (https://github.com/ulfalizer/Kconfiglib)
CONFIG_PLATFORM_UEFI=y
CONFIG_BOARD="NUC6CAYH"
CONFIG_SERIAL_PIO=y
CONFIG_SERIAL_LEGACY=y

4
hypervisor/arch/x86/configs/up2.config
View File

@@ -1,5 +1,5 @@
# Generated by Kconfiglib (https://github.com/ulfalizer/Kconfiglib)
CONFIG_PLATFORM_UEFI=y
CONFIG_BOARD="UP2"
CONFIG_SERIAL_MMIO=y
CONFIG_SERIAL_MMIO_BASE=0x9141e000
CONFIG_SERIAL_PCI=y
CONFIG_SERIAL_PCI_BDF=0x00C1