github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-06-22 13:37:10 +00:00
Code Issues Projects Releases Wiki Activity

config-tool: refine software SRAM config of pre-RTVM

Browse Source 
- Define 'PRE_RTVM_SW_SRAM_ENABLED' only if both
     prelaunch RTVM and Software SRAM are configured in
     current scenario.

   - Define 'PRE_RTVM_SW_SRAM_BASE_GPA' and
     'PRE_RTVM_SW_SRAM_END_GPA' only if
     'PRE_RTVM_SW_SRAM_ENABLED' is defined.

Tracked-On: #5649
Signed-off-by: Junjie Mao <junjie.mao@intel.com>
Signed-off-by: Yonghua Huang <yonghua.huang@intel.com>
This commit is contained in:
Yonghua Huang 2021-02-08 20:19:21 +08:00 committed by wenlingz
parent 80a91987f4
commit a747e04dab
1 changed files with 20 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
misc/config_tools/board_config/misc_cfg_h.py
View File

@ -183,13 +183,27 @@ def pt_intx_num_vm0_gen(config):
def swsram_base_gpa_gen(config):
board_etree = lxml.etree.parse(common.BOARD_INFO_FILE)
bases = board_etree.xpath("//RTCT/SoftwareSRAM/base")
if bases:
min_base = min(map(lambda x: int(x.text, 16), bases))
print("#define PRE_RTVM_SW_SRAM_BASE_GPA\t{}UL".format(hex(min_base)), file=config)
print("", file=config)
"""Generate SW SRAM related macros
Generate the availability and guest physical address of the SW SRAM allocated to a pre-launched VM as object-like
macros. The macros is generated only when HW has SW SRAM, SW SRAM is enabled for the hypervisor and a pre-launched
RTVM exists.
"""
scenario_etree = lxml.etree.parse(common.SCENARIO_INFO_FILE)
enabled = scenario_etree.xpath("//PSRAM_ENABLED")
if enabled and enabled[0].text == "y":
pre_rt_vms = scenario_etree.xpath("//vm/vm_type[text() ='PRE_RT_VM']")
if pre_rt_vms:
board_etree = lxml.etree.parse(common.BOARD_INFO_FILE)
l3_sw_sram = board_etree.xpath("//RTCT/SoftwareSRAM[cache_level=3]")
if l3_sw_sram:
base = min(map(lambda x: int(x.find("base").text, 16), l3_sw_sram))
end = max(map(lambda x: int(x.find("base").text, 16) + int(x.find("size").text, 16), l3_sw_sram))
print("#define PRE_RTVM_SW_SRAM_ENABLED\t1", file=config)
print("#define PRE_RTVM_SW_SRAM_BASE_GPA\t{}UL".format(hex(base)), file=config)
print("#define PRE_RTVM_SW_SRAM_END_GPA\t{}UL".format(hex(end)), file=config)
print("", file=config)
def generate_file(config):
"""