github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-07-05 19:47:48 +00:00
Code Issues Projects Releases Wiki Activity

HV: Update existing board.c files for RDT MBA

Browse Source 
This patch updates board.c files for RDT MBA on existing
platforms. Also, fixes setting RDT flag in  WHL config file.

Tracked-On: #3725
Signed-off-by: Vijay Dhanraj <vijay.dhanraj@intel.com>
Acked-by: Eddie Dong <eddie.dong@intel.com>
This commit is contained in:
Vijay Dhanraj 2020-02-28 16:54:54 -08:00 committed by Eddie Dong
parent 92ee33b035
commit b6c0558b60
9 changed files with 9 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
hypervisor/arch/x86/configs/apl-mrb/board.c
View File

@ -18,6 +18,7 @@ struct dmar_info plat_dmar_info;
#ifdef CONFIG_RDT_ENABLED #ifdef CONFIG_RDT_ENABLED
struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_mba_clos_array[MAX_PLATFORM_CLOS_NUM];
#endif #endif
const struct cpu_state_table board_cpu_state_tbl; const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/apl-up2/board.c
View File

@ -36,6 +36,7 @@ struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM] = {
.msr_index = MSR_IA32_L2_MASK_BASE + 3U, .msr_index = MSR_IA32_L2_MASK_BASE + 3U,
}, },
}; };
struct platform_clos_info platform_mba_clos_array[MAX_PLATFORM_CLOS_NUM];
#endif #endif
const struct cpu_state_table board_cpu_state_tbl; const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/dnv-cb2/board.c
View File

@ -18,6 +18,7 @@ struct dmar_info plat_dmar_info;
#ifdef CONFIG_RDT_ENABLED #ifdef CONFIG_RDT_ENABLED
struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_mba_clos_array[MAX_PLATFORM_CLOS_NUM];
#endif #endif
const struct cpu_state_table board_cpu_state_tbl; const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/generic/board.c
View File

@ -18,6 +18,7 @@ struct dmar_info plat_dmar_info;
#ifdef CONFIG_RDT_ENABLED #ifdef CONFIG_RDT_ENABLED
struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_mba_clos_array[MAX_PLATFORM_CLOS_NUM];
#endif #endif
const struct cpu_state_table board_cpu_state_tbl; const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/icl-rvp/board.c
View File

@ -18,6 +18,7 @@ struct dmar_info plat_dmar_info;
#ifdef CONFIG_RDT_ENABLED #ifdef CONFIG_RDT_ENABLED
struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_mba_clos_array[MAX_PLATFORM_CLOS_NUM];
#endif #endif
const struct cpu_state_table board_cpu_state_tbl; const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/nuc6cayh/board.c
View File

@ -18,6 +18,7 @@ struct dmar_info plat_dmar_info;
#ifdef CONFIG_RDT_ENABLED #ifdef CONFIG_RDT_ENABLED
struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_mba_clos_array[MAX_PLATFORM_CLOS_NUM];
#endif #endif
const struct cpu_state_table board_cpu_state_tbl; const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/nuc7i7dnb/board.c
View File

@ -59,6 +59,7 @@ struct dmar_info plat_dmar_info = {
#ifdef CONFIG_RDT_ENABLED #ifdef CONFIG_RDT_ENABLED
struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_mba_clos_array[MAX_PLATFORM_CLOS_NUM];
#endif #endif
const struct cpu_state_table board_cpu_state_tbl; const struct cpu_state_table board_cpu_state_tbl;

2
hypervisor/arch/x86/configs/whl-ipc-i5.config
View File

@ -7,4 +7,4 @@ CONFIG_SERIAL_LEGACY=y
CONFIG_SERIAL_PIO_BASE=0x3F8 CONFIG_SERIAL_PIO_BASE=0x3F8
CONFIG_HV_RAM_START=0x11000000 CONFIG_HV_RAM_START=0x11000000
CONFIG_HV_RAM_SIZE=0x7800000 CONFIG_HV_RAM_SIZE=0x7800000
CONFIG_RDT_ENABLED CONFIG_RDT_ENABLED=n

1
hypervisor/arch/x86/configs/whl-ipc-i5/board.c
View File

@ -72,6 +72,7 @@ struct dmar_info plat_dmar_info = {
#ifdef CONFIG_RDT_ENABLED #ifdef CONFIG_RDT_ENABLED
struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l2_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM]; struct platform_clos_info platform_l3_clos_array[MAX_PLATFORM_CLOS_NUM];
struct platform_clos_info platform_mba_clos_array[MAX_PLATFORM_CLOS_NUM];
#endif #endif
static const struct cpu_cx_data board_cpu_cx[3] = { static const struct cpu_cx_data board_cpu_cx[3] = {