github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-09-06 19:30:46 +00:00
Code Issues Projects Releases Wiki Activity

config_tools/target: generate Software SRAM related info

Browse Source 
This patch parsees physical RTCT entries and dump information about pseudo
RAM into the board XML files. A macro named PRE_RTVM_SW_SRAM_BASE_GPA is
added to the generated misc_cfg.h according to recent design changes.

This patch still writes the board XML file manually, following the
convention of the current framework. Using XML-based approach requires a
complete refinement of the current generation process as the root
`acrn-config` node has its own text among adjacent children.

Tracked-On: #5649
Signed-off-by: Junjie Mao <junjie.mao@intel.com>
This commit is contained in:
Junjie Mao
2021-01-27 13:02:26 +08:00
committed by wenlingz
parent ba02583f2d
commit daf495bfc8
4 changed files with 86 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

27
misc/config_tools/data/tgl-rvp/tgl-rvp.xml
View File

@@ -475,4 +475,31 @@
16
</MAX_MSIX_TABLE_NUM>
<RTCT>
<SoftwareSRAM>
<cache_level>2</cache_level>
<base>0x40080000</base>
<ways>0xf0000</ways>
<size>0x40000</size>
<apic_id>0x4</apic_id>
</SoftwareSRAM>
<SoftwareSRAM>
<cache_level>2</cache_level>
<base>0x400c0000</base>
<ways>0xf0000</ways>
<size>0x40000</size>
<apic_id>0x6</apic_id>
</SoftwareSRAM>
<SoftwareSRAM>
<cache_level>3</cache_level>
<base>0x40080000</base>
<ways>0x800</ways>
<size>0x100000</size>
<apic_id>0x0</apic_id>
<apic_id>0x2</apic_id>
<apic_id>0x4</apic_id>
<apic_id>0x6</apic_id>
</SoftwareSRAM>
</RTCT>
</acrn-config>