github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2026-01-04 23:24:56 +00:00
Code Issues Projects Releases Wiki Activity

hv: Write Buffer Flush - VT-d

Browse Source 
This patch does the following changes
According to VT-d spec Section 6.8 "Write Buffer Flushing" DRAM write buffers
are flushed implicitly upon Remapping Hardware Caches Invalidation even on
platforms that set RWBF to 1 in capability register. So removed write buffer
flushing as current ACRN issues cache invalidation commands in all cases.

Tracked-On: #1855
Signed-off-by: Sainath Grandhi <sainath.grandhi@intel.com>
This commit is contained in:
Sainath Grandhi
2018-12-23 00:17:04 -08:00
committed by wenlingz
parent a5113d922d
commit ef03385f42
2 changed files with 5 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
hypervisor/include/arch/x86/vtd.h
View File

@@ -129,11 +129,6 @@ static inline uint8_t iommu_cap_plmr(uint64_t cap)
return ((uint8_t)(cap >> 5U) & 1U);
}
static inline uint8_t iommu_cap_rwbf(uint64_t cap)
{
return ((uint8_t)(cap >> 4U) & 1U);
}
static inline uint8_t iommu_cap_afl(uint64_t cap)
{
return ((uint8_t)(cap >> 3U) & 1U);