mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-07-16 08:26:41 +00:00
7cc9c8fe06
Change ACPI version from V3 to V5 to support hardware-reduced ACPI, which is a V5 feature Remove/obsolete the PM1X related stuff as they are not used for hardware-reduced ACPI Add the _S5 method in DSDT table Using hardware-reduced mode allows to use a much simpler form of ACPI that does not require supporting the legacy of previous versions of the specification such as SCI IRQ. Hardware-reduced mode is specified by setting the Hardware Reduced (HW_REDUCED_ACPI) flag in FADT table. If the HW_REDUCED_ACPI flag in the FADT table is set, OSPM will ignore fields related to the ACPI HW register interface such as the PM1x control register. Instead, sleep control/status registers can be used for system sleep state entry on hardware-reduced ACPI systems. Tracked-On: #5411 Signed-off-by: dongshen <dongsheng.x.zhang@intel.com>
171 lines
7.7 KiB
Plaintext
171 lines
7.7 KiB
Plaintext
/*
|
|
* Intel ACPI Component Architecture
|
|
* AML/ASL+ Disassembler version 20190703 (64-bit version)
|
|
* Copyright (c) 2000 - 2019 Intel Corporation
|
|
*
|
|
* ACPI Data Table [FACP]
|
|
*
|
|
* Format: [HexOffset DecimalOffset ByteLength] FieldName : FieldValue
|
|
*/
|
|
|
|
[0004] Signature : "FACP" [Fixed ACPI Description Table (FADT)]
|
|
[0004] Table Length : 0000010C
|
|
[0001] Revision : 05
|
|
[0001] Checksum : 00
|
|
[0006] Oem ID : "ACRN "
|
|
[0008] Oem Table ID : "ACRNFADT"
|
|
[0004] Oem Revision : 00000001
|
|
[0004] Asl Compiler ID : "INTL"
|
|
[0004] Asl Compiler Revision : 20190703
|
|
|
|
[0004] FACS Address : 00000000
|
|
[0004] DSDT Address : 000F3400
|
|
[0001] Model : 00
|
|
[0001] PM Profile : 00 [Unspecified]
|
|
[0002] SCI Interrupt : 0000
|
|
[0004] SMI Command Port : 00000000
|
|
[0001] ACPI Enable Value : 00
|
|
[0001] ACPI Disable Value : 00
|
|
[0001] S4BIOS Command : 00
|
|
[0001] P-State Control : 00
|
|
[0004] PM1A Event Block Address : 00000000
|
|
[0004] PM1B Event Block Address : 00000000
|
|
[0004] PM1A Control Block Address : 00000000
|
|
[0004] PM1B Control Block Address : 00000000
|
|
[0004] PM2 Control Block Address : 00000000
|
|
[0004] PM Timer Block Address : 00000000
|
|
[0004] GPE0 Block Address : 00000000
|
|
[0004] GPE1 Block Address : 00000000
|
|
[0001] PM1 Event Block Length : 00
|
|
[0001] PM1 Control Block Length : 00
|
|
[0001] PM2 Control Block Length : 00
|
|
[0001] PM Timer Block Length : 00
|
|
[0001] GPE0 Block Length : 00
|
|
[0001] GPE1 Block Length : 00
|
|
[0001] GPE1 Base Offset : 00
|
|
[0001] _CST Support : 00
|
|
[0002] C2 Latency : 0000
|
|
[0002] C3 Latency : 0000
|
|
[0002] CPU Cache Size : 0000
|
|
[0002] Cache Flush Stride : 0000
|
|
[0001] Duty Cycle Offset : 00
|
|
[0001] Duty Cycle Width : 00
|
|
[0001] RTC Day Alarm Index : 00
|
|
[0001] RTC Month Alarm Index : 00
|
|
[0001] RTC Century Index : 00
|
|
[0002] Boot Flags (decoded below) : 0000
|
|
Legacy Devices Supported (V2) : 0
|
|
8042 Present on ports 60/64 (V2) : 0
|
|
VGA Not Present (V4) : 0
|
|
MSI Not Supported (V4) : 0
|
|
PCIe ASPM Not Supported (V4) : 0
|
|
CMOS RTC Not Present (V5) : 0
|
|
[0001] Reserved : 00
|
|
[0004] Flags (decoded below) : 00000000
|
|
WBINVD instruction is operational (V1) : 1
|
|
WBINVD flushes all caches (V1) : 0
|
|
All CPUs support C1 (V1) : 1
|
|
C2 works on MP system (V1) : 0
|
|
Control Method Power Button (V1) : 0
|
|
Control Method Sleep Button (V1) : 0
|
|
RTC wake not in fixed reg space (V1) : 0
|
|
RTC can wake system from S4 (V1) : 0
|
|
32-bit PM Timer (V1) : 1
|
|
Docking Supported (V1) : 0
|
|
Reset Register Supported (V2) : 1
|
|
Sealed Case (V3) : 0
|
|
Headless - No Video (V3) : 1
|
|
Use native instr after SLP_TYPx (V3) : 0
|
|
PCIEXP_WAK Bits Supported (V4) : 0
|
|
Use Platform Timer (V4) : 0
|
|
RTC_STS valid on S4 wake (V4) : 0
|
|
Remote Power-on capable (V4) : 0
|
|
Use APIC Cluster Model (V4) : 0
|
|
Use APIC Physical Destination Mode (V4) : 0
|
|
Hardware Reduced (V5) : 1
|
|
Low Power S0 Idle (V5) : 0
|
|
|
|
[0012] Reset Register : [Generic Address Structure]
|
|
[0001] Space ID : 01 [SystemIO]
|
|
[0001] Bit Width : 08
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 01 [Byte Access:8]
|
|
[0008] Address : 0000000000000CF9
|
|
|
|
[0001] Value to cause reset : 0E
|
|
[0002] ARM Flags (decoded below) : 0000
|
|
PSCI Compliant : 0
|
|
Must use HVC for PSCI : 0
|
|
|
|
[0001] FADT Minor Revision : 00
|
|
[0008] FACS Address : 0000000000000000
|
|
[0008] DSDT Address : 0000000000000000
|
|
[0012] PM1A Event Block : [Generic Address Structure]
|
|
[0001] Space ID : 00 [SystemMemory]
|
|
[0001] Bit Width : 00
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 00 [Undefined/Legacy]
|
|
[0008] Address : 0000000000000000
|
|
|
|
[0012] PM1B Event Block : [Generic Address Structure]
|
|
[0001] Space ID : 00 [SystemMemory]
|
|
[0001] Bit Width : 00
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 00 [Undefined/Legacy]
|
|
[0008] Address : 0000000000000000
|
|
|
|
[0012] PM1A Control Block : [Generic Address Structure]
|
|
[0001] Space ID : 00 [SystemMemory]
|
|
[0001] Bit Width : 00
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 00 [Undefined/Legacy]
|
|
[0008] Address : 0000000000000000
|
|
|
|
[0012] PM1B Control Block : [Generic Address Structure]
|
|
[0001] Space ID : 00 [SystemMemory]
|
|
[0001] Bit Width : 00
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 00 [Undefined/Legacy]
|
|
[0008] Address : 0000000000000000
|
|
|
|
[0012] PM2 Control Block : [Generic Address Structure]
|
|
[0001] Space ID : 00 [SystemMemory]
|
|
[0001] Bit Width : 00
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 00 [Undefined/Legacy]
|
|
[0008] Address : 0000000000000000
|
|
|
|
[0012] PM Timer Block : [Generic Address Structure]
|
|
[0001] Space ID : 00 [SystemMemory]
|
|
[0001] Bit Width : 00
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 00 [Undefined/Legacy]
|
|
[0008] Address : 0000000000000000
|
|
|
|
[0012] GPE0 Block : [Generic Address Structure]
|
|
[0001] Space ID : 00 [SystemMemory]
|
|
[0001] Bit Width : 00
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 00 [Undefined/Legacy]
|
|
[0008] Address : 0000000000000000
|
|
|
|
[0012] GPE1 Block : [Generic Address Structure]
|
|
[0001] Space ID : 00 [SystemMemory]
|
|
[0001] Bit Width : 00
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 00 [Undefined/Legacy]
|
|
[0008] Address : 0000000000000000
|
|
[0012] Sleep Control Register : [Generic Address Structure]
|
|
[0001] Space ID : 01 [SystemIO]
|
|
[0001] Bit Width : 08
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 01 [Byte Access:8]
|
|
[0008] Address : 0000000000000400
|
|
|
|
[0012] Sleep Status Register : [Generic Address Structure]
|
|
[0001] Space ID : 01 [SystemIO]
|
|
[0001] Bit Width : 08
|
|
[0001] Bit Offset : 00
|
|
[0001] Encoded Access Width : 01 [Byte Access:8]
|
|
[0008] Address : 0000000000000401
|