mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-05-22 07:03:16 +00:00
8b16be9185
Many of the license and Intel copyright headers include the "All rights reserved" string. It is not relevant in the context of the BSD-3-Clause license that the code is released under. This patch removes those strings throughout the code (hypervisor, devicemodel and misc). Tracked-On: #7254 Signed-off-by: Geoffroy Van Cutsem <geoffroy.vancutsem@intel.com>
202 lines
7.5 KiB
C
202 lines
7.5 KiB
C
/*
|
|
* Copyright (C) 2018 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <types.h>
|
|
#include <rtl.h>
|
|
#include <acrn_common.h>
|
|
#include <asm/host_pm.h>
|
|
#include <asm/cpu_caps.h>
|
|
#include <asm/board.h>
|
|
|
|
/* The table includes cpu px info of Intel A3960 SoC */
|
|
static const struct acrn_pstate_data px_a3960[17] = {
|
|
{0x960UL, 0UL, 0xAUL, 0xAUL, 0x1800UL, 0x1800UL}, /* P0 */
|
|
{0x8FCUL, 0UL, 0xAUL, 0xAUL, 0x1700UL, 0x1700UL}, /* P1 */
|
|
{0x898UL, 0UL, 0xAUL, 0xAUL, 0x1600UL, 0x1600UL}, /* P2 */
|
|
{0x834UL, 0UL, 0xAUL, 0xAUL, 0x1500UL, 0x1500UL}, /* P3 */
|
|
{0x7D0UL, 0UL, 0xAUL, 0xAUL, 0x1400UL, 0x1400UL}, /* P4 */
|
|
{0x76CUL, 0UL, 0xAUL, 0xAUL, 0x1300UL, 0x1300UL}, /* P5 */
|
|
{0x708UL, 0UL, 0xAUL, 0xAUL, 0x1200UL, 0x1200UL}, /* P6 */
|
|
{0x6A4UL, 0UL, 0xAUL, 0xAUL, 0x1100UL, 0x1100UL}, /* P7 */
|
|
{0x640UL, 0UL, 0xAUL, 0xAUL, 0x1000UL, 0x1000UL}, /* P8 */
|
|
{0x5DCUL, 0UL, 0xAUL, 0xAUL, 0x0F00UL, 0x0F00UL}, /* P9 */
|
|
{0x578UL, 0UL, 0xAUL, 0xAUL, 0x0E00UL, 0x0E00UL}, /* P10 */
|
|
{0x514UL, 0UL, 0xAUL, 0xAUL, 0x0D00UL, 0x0D00UL}, /* P11 */
|
|
{0x4B0UL, 0UL, 0xAUL, 0xAUL, 0x0C00UL, 0x0C00UL}, /* P12 */
|
|
{0x44CUL, 0UL, 0xAUL, 0xAUL, 0x0B00UL, 0x0B00UL}, /* P13 */
|
|
{0x3E8UL, 0UL, 0xAUL, 0xAUL, 0x0A00UL, 0x0A00UL}, /* P14 */
|
|
{0x384UL, 0UL, 0xAUL, 0xAUL, 0x0900UL, 0x0900UL}, /* P15 */
|
|
{0x320UL, 0UL, 0xAUL, 0xAUL, 0x0800UL, 0x0800UL} /* P16 */
|
|
};
|
|
|
|
/* The table includes cpu cx info of Intel Broxton SoC such as A39x0, J3455, N3350 */
|
|
static const struct acrn_cstate_data cx_bxt[3] = {
|
|
{{SPACE_FFixedHW, 0x0U, 0U, 0U, 0UL}, 0x1U, 0x1U, 0x3E8UL}, /* C1 */
|
|
{{SPACE_SYSTEM_IO, 0x8U, 0U, 0U, 0x415UL}, 0x2U, 0x32U, 0x0AUL}, /* C2 */
|
|
{{SPACE_SYSTEM_IO, 0x8U, 0U, 0U, 0x419UL}, 0x3U, 0x96U, 0x0AUL} /* C3 */
|
|
};
|
|
|
|
/* The table includes cpu px info of Intel A3950 SoC */
|
|
static const struct acrn_pstate_data px_a3950[13] = {
|
|
{0x7D0UL, 0UL, 0xAUL, 0xAUL, 0x1400UL, 0x1400UL}, /* P0 */
|
|
{0x76CUL, 0UL, 0xAUL, 0xAUL, 0x1300UL, 0x1300UL}, /* P1 */
|
|
{0x708UL, 0UL, 0xAUL, 0xAUL, 0x1200UL, 0x1200UL}, /* P2 */
|
|
{0x6A4UL, 0UL, 0xAUL, 0xAUL, 0x1100UL, 0x1100UL}, /* P3 */
|
|
{0x640UL, 0UL, 0xAUL, 0xAUL, 0x1000UL, 0x1000UL}, /* P4 */
|
|
{0x5DCUL, 0UL, 0xAUL, 0xAUL, 0x0F00UL, 0x0F00UL}, /* P5 */
|
|
{0x578UL, 0UL, 0xAUL, 0xAUL, 0x0E00UL, 0x0E00UL}, /* P6 */
|
|
{0x514UL, 0UL, 0xAUL, 0xAUL, 0x0D00UL, 0x0D00UL}, /* P7 */
|
|
{0x4B0UL, 0UL, 0xAUL, 0xAUL, 0x0C00UL, 0x0C00UL}, /* P8 */
|
|
{0x44CUL, 0UL, 0xAUL, 0xAUL, 0x0B00UL, 0x0B00UL}, /* P9 */
|
|
{0x3E8UL, 0UL, 0xAUL, 0xAUL, 0x0A00UL, 0x0A00UL}, /* P10 */
|
|
{0x384UL, 0UL, 0xAUL, 0xAUL, 0x0900UL, 0x0900UL}, /* P11 */
|
|
{0x320UL, 0UL, 0xAUL, 0xAUL, 0x0800UL, 0x0800UL} /* P12 */
|
|
};
|
|
|
|
/* The table includes cpu px info of Intel J3455 SoC */
|
|
static const struct acrn_pstate_data px_j3455[9] = {
|
|
{0x5DDUL, 0UL, 0xAUL, 0xAUL, 0x1700UL, 0x1700UL}, /* P0 */
|
|
{0x5DCUL, 0UL, 0xAUL, 0xAUL, 0x0F00UL, 0x0F00UL}, /* P1 */
|
|
{0x578UL, 0UL, 0xAUL, 0xAUL, 0x0E00UL, 0x0E00UL}, /* P2 */
|
|
{0x514UL, 0UL, 0xAUL, 0xAUL, 0x0D00UL, 0x0D00UL}, /* P3 */
|
|
{0x4B0UL, 0UL, 0xAUL, 0xAUL, 0x0C00UL, 0x0C00UL}, /* P4 */
|
|
{0x44CUL, 0UL, 0xAUL, 0xAUL, 0x0B00UL, 0x0B00UL}, /* P5 */
|
|
{0x3E8UL, 0UL, 0xAUL, 0xAUL, 0x0A00UL, 0x0A00UL}, /* P6 */
|
|
{0x384UL, 0UL, 0xAUL, 0xAUL, 0x0900UL, 0x0900UL}, /* P7 */
|
|
{0x320UL, 0UL, 0xAUL, 0xAUL, 0x0800UL, 0x0800UL} /* P8 */
|
|
};
|
|
|
|
/* The table includes cpu px info of Intel N3350 SoC */
|
|
static const struct acrn_pstate_data px_n3350[5] = {
|
|
{0x44DUL, 0UL, 0xAUL, 0xAUL, 0x1800UL, 0x1800UL}, /* P0 */
|
|
{0x44CUL, 0UL, 0xAUL, 0xAUL, 0x0B00UL, 0x0B00UL}, /* P1 */
|
|
{0x3E8UL, 0UL, 0xAUL, 0xAUL, 0x0A00UL, 0x0A00UL}, /* P2 */
|
|
{0x384UL, 0UL, 0xAUL, 0xAUL, 0x0900UL, 0x0900UL}, /* P3 */
|
|
{0x320UL, 0UL, 0xAUL, 0xAUL, 0x0800UL, 0x0800UL} /* P4 */
|
|
};
|
|
|
|
/* The table includes cpu cx info of Intel i7-8650U SoC */
|
|
static const struct acrn_pstate_data px_i78650[16] = {
|
|
{0x835UL, 0x0UL, 0xAUL, 0xAUL, 0x2A00UL, 0x2A00UL}, /* P0 */
|
|
{0x834UL, 0x0UL, 0xAUL, 0xAUL, 0x1500UL, 0x1500UL}, /* P1 */
|
|
{0x76CUL, 0x0UL, 0xAUL, 0xAUL, 0x1300UL, 0x1300UL}, /* P2 */
|
|
{0x708UL, 0x0UL, 0xAUL, 0xAUL, 0x1200UL, 0x1200UL}, /* P3 */
|
|
{0x6A4UL, 0x0UL, 0xAUL, 0xAUL, 0x1100UL, 0x1100UL}, /* P4 */
|
|
{0x640UL, 0x0UL, 0xAUL, 0xAUL, 0x1000UL, 0x1000UL}, /* P5 */
|
|
{0x5DCUL, 0x0UL, 0xAUL, 0xAUL, 0x0F00UL, 0x0F00UL}, /* P6 */
|
|
{0x578UL, 0x0UL, 0xAUL, 0xAUL, 0x0E00UL, 0x0E00UL}, /* P7 */
|
|
{0x4B0UL, 0x0UL, 0xAUL, 0xAUL, 0x0C00UL, 0x0C00UL}, /* P8 */
|
|
{0x44CUL, 0x0UL, 0xAUL, 0xAUL, 0x0B00UL, 0x0B00UL}, /* P9 */
|
|
{0x3E8UL, 0x0UL, 0xAUL, 0xAUL, 0x0A00UL, 0x0A00UL}, /* P10 */
|
|
{0x320UL, 0x0UL, 0xAUL, 0xAUL, 0x0800UL, 0x0800UL}, /* P11 */
|
|
{0x2BCUL, 0x0UL, 0xAUL, 0xAUL, 0x0700UL, 0x0700UL}, /* P12 */
|
|
{0x258UL, 0x0UL, 0xAUL, 0xAUL, 0x0600UL, 0x0600UL}, /* P13 */
|
|
{0x1F4UL, 0x0UL, 0xAUL, 0xAUL, 0x0500UL, 0x0500UL}, /* P14 */
|
|
{0x190UL, 0x0UL, 0xAUL, 0xAUL, 0x0400UL, 0x0400UL} /* P15 */
|
|
};
|
|
|
|
/* The table includes cpu cx info of Intel i7-8650U SoC */
|
|
static const struct acrn_cstate_data cx_i78650[3] = {
|
|
{{SPACE_FFixedHW, 0x0U, 0U, 0U, 0UL}, 0x1U, 0x1U, 0UL}, /* C1 */
|
|
{{SPACE_SYSTEM_IO, 0x8U, 0U, 0U, 0x1816UL}, 0x2U, 0x97U, 0UL}, /* C2 */
|
|
{{SPACE_SYSTEM_IO, 0x8U, 0U, 0U, 0x1819UL}, 0x3U, 0x40AU, 0UL} /* C3 */
|
|
};
|
|
|
|
static const struct cpu_state_table cpu_state_tbl[5] = {
|
|
{"Intel(R) Atom(TM) Processor A3960 @ 1.90GHz",
|
|
{(uint8_t)ARRAY_SIZE(px_a3960), px_a3960,
|
|
(uint8_t)ARRAY_SIZE(cx_bxt), cx_bxt}
|
|
},
|
|
{"Intel(R) Atom(TM) Processor A3950 @ 1.60GHz",
|
|
{(uint8_t)ARRAY_SIZE(px_a3950), px_a3950,
|
|
(uint8_t)ARRAY_SIZE(cx_bxt), cx_bxt}
|
|
},
|
|
{"Intel(R) Celeron(R) CPU J3455 @ 1.50GHz",
|
|
{(uint8_t)ARRAY_SIZE(px_j3455), px_j3455,
|
|
(uint8_t)ARRAY_SIZE(cx_bxt), cx_bxt}
|
|
},
|
|
{"Intel(R) Celeron(R) CPU N3350 @ 1.10GHz",
|
|
{(uint8_t)ARRAY_SIZE(px_n3350), px_n3350,
|
|
(uint8_t)ARRAY_SIZE(cx_bxt), cx_bxt}
|
|
},
|
|
{"Intel(R) Core(TM) i7-8650U CPU @ 1.90GHz",
|
|
{(uint8_t)ARRAY_SIZE(px_i78650), px_i78650,
|
|
(uint8_t)ARRAY_SIZE(cx_i78650), cx_i78650}
|
|
}
|
|
};
|
|
|
|
static struct cpu_state_info cpu_pm_state_info;
|
|
|
|
static int32_t get_state_tbl_idx(const char *cpuname)
|
|
{
|
|
int32_t i;
|
|
int32_t count = (int32_t)ARRAY_SIZE(cpu_state_tbl);
|
|
int32_t ret = -1;
|
|
|
|
if (cpuname != NULL) {
|
|
for (i = 0; i < count; i++) {
|
|
if (strcmp((cpu_state_tbl[i].model_name), cpuname) == 0) {
|
|
ret = i;
|
|
break;
|
|
}
|
|
}
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
struct cpu_state_info *get_cpu_pm_state_info(void)
|
|
{
|
|
return &cpu_pm_state_info;
|
|
}
|
|
|
|
static void load_cpu_state_info(const struct cpu_state_info *state_info)
|
|
{
|
|
if ((state_info->px_cnt != 0U) && (state_info->px_data != NULL)) {
|
|
if (state_info->px_cnt > MAX_PSTATE) {
|
|
cpu_pm_state_info.px_cnt = MAX_PSTATE;
|
|
} else {
|
|
cpu_pm_state_info.px_cnt = state_info->px_cnt;
|
|
}
|
|
|
|
cpu_pm_state_info.px_data = state_info->px_data;
|
|
}
|
|
|
|
if ((state_info->cx_cnt != 0U) && (state_info->cx_data != NULL)) {
|
|
if (state_info->cx_cnt > MAX_CX_ENTRY) {
|
|
cpu_pm_state_info.cx_cnt = MAX_CX_ENTRY;
|
|
} else {
|
|
cpu_pm_state_info.cx_cnt = state_info->cx_cnt;
|
|
}
|
|
|
|
cpu_pm_state_info.cx_data = state_info->cx_data;
|
|
}
|
|
}
|
|
|
|
void load_pcpu_state_data(void)
|
|
{
|
|
int32_t tbl_idx;
|
|
const struct cpu_state_info *state_info = NULL;
|
|
struct cpuinfo_x86 *cpu_info = get_pcpu_info();
|
|
|
|
(void)memset(&cpu_pm_state_info, 0U, sizeof(struct cpu_state_info));
|
|
|
|
tbl_idx = get_state_tbl_idx(cpu_info->model_name);
|
|
|
|
if (tbl_idx >= 0) {
|
|
/* The cpu state table is found at global cpu_state_tbl[]. */
|
|
state_info = &(cpu_state_tbl + tbl_idx)->state_info;
|
|
} else {
|
|
/* check whether board.c has a valid cpu state table which generated by offline tool */
|
|
if (strcmp((board_cpu_state_tbl.model_name), cpu_info->model_name) == 0) {
|
|
state_info = &board_cpu_state_tbl.state_info;
|
|
}
|
|
}
|
|
if (state_info != NULL) {
|
|
load_cpu_state_info(state_info);
|
|
}
|
|
}
|