mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-05-16 12:19:42 +00:00
8b16be9185
Many of the license and Intel copyright headers include the "All rights reserved" string. It is not relevant in the context of the BSD-3-Clause license that the code is released under. This patch removes those strings throughout the code (hypervisor, devicemodel and misc). Tracked-On: #7254 Signed-off-by: Geoffroy Van Cutsem <geoffroy.vancutsem@intel.com>
70 lines
1.7 KiB
C
70 lines
1.7 KiB
C
/*
|
|
* Copyright (C) 2018 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef VMCS_H_
|
|
#define VMCS_H_
|
|
|
|
#define VM_SUCCESS 0
|
|
#define VM_FAIL (-1)
|
|
|
|
#ifndef ASSEMBLER
|
|
#include <types.h>
|
|
#include <asm/guest/vcpu.h>
|
|
|
|
#define VMX_VMENTRY_FAIL 0x80000000U
|
|
|
|
#define APIC_ACCESS_OFFSET 0xFFFUL /* 11:0, offset within the APIC page */
|
|
#define APIC_ACCESS_TYPE 0xF000UL /* 15:12, access type */
|
|
#define TYPE_LINEAR_APIC_INST_READ (0UL << 12U)
|
|
#define TYPE_LINEAR_APIC_INST_WRITE (1UL << 12U)
|
|
|
|
/* VM exit qulifications for APIC-access
|
|
* Access type:
|
|
* 0 = linear access for a data read during instruction execution
|
|
* 1 = linear access for a data write during instruction execution
|
|
* 2 = linear access for an instruction fetch
|
|
* 3 = linear access (read or write) during event delivery
|
|
* 10 = guest-physical access during event delivery
|
|
* 15 = guest-physical access for an instructon fetch or during
|
|
* instruction execution
|
|
*/
|
|
static inline uint64_t apic_access_type(uint64_t qual)
|
|
{
|
|
return (qual & APIC_ACCESS_TYPE);
|
|
}
|
|
|
|
static inline uint64_t apic_access_offset(uint64_t qual)
|
|
{
|
|
return (qual & APIC_ACCESS_OFFSET);
|
|
}
|
|
|
|
static inline void clear_vmcs_bit(uint32_t vmcs_field, uint64_t bit)
|
|
{
|
|
uint64_t val64;
|
|
|
|
val64 = exec_vmread(vmcs_field);
|
|
val64 &= ~bit;
|
|
exec_vmwrite(vmcs_field, val64);
|
|
}
|
|
|
|
static inline void set_vmcs_bit(uint32_t vmcs_field, uint64_t bit)
|
|
{
|
|
uint64_t val64;
|
|
|
|
val64 = exec_vmread(vmcs_field);
|
|
val64 |= bit;
|
|
exec_vmwrite(vmcs_field, val64);
|
|
}
|
|
|
|
void init_vmcs(struct acrn_vcpu *vcpu);
|
|
void load_vmcs(const struct acrn_vcpu *vcpu);
|
|
void init_host_state(void);
|
|
|
|
void switch_apicv_mode_x2apic(struct acrn_vcpu *vcpu);
|
|
#endif /* ASSEMBLER */
|
|
|
|
#endif /* VMCS_H_ */
|