github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-11-13 17:34:12 +00:00
Code Issues Projects Releases Wiki Activity
Files
0cd5567140547d60ebff6ac3b960c19f1f713e1a
acrn-hypervisor/hypervisor/include/arch/riscv/asm
History
hangliu1 0cd5567140 hv:multiarch:riscv: add dummy function 
add dummy function bitmap_set_lock, need to be replaced
with real implementation.

Tracked-On: #8801
Signed-off-by: hangliu1 <hang1.liu@intel.com>
Reviewed-by: Wang, Yu1 <yu1.wang@intel.com>
Reviewed-by: Liu, Yifan1 <yifan1.liu@intel.com>
Acked-by: Wang, Yu1 <yu1.wang@intel.com>
2025-09-19 15:04:55 +08:00
..
guest
hv: multiarch: riscv: add dummy header for riscv
2025-09-19 15:04:55 +08:00
lib
hv:multiarch:riscv: add dummy function
2025-09-19 15:04:55 +08:00
cpu.h
hv: multiarch: riscv: add dummy header for riscv
2025-09-19 15:04:55 +08:00
init.h
hv: risc-v: add C entry function of BSP and APs
2025-09-15 13:12:21 +08:00
irq.h
…
notify.h
hv: smpcall: riscv: implement SMP call handlers
2025-09-09 16:37:04 +08:00
page.h
enable common code compile
2025-09-19 15:04:55 +08:00
per_cpu.h
HV: abstract percpu structure from x86 arch
2025-09-19 15:04:55 +08:00
qemu.h
risc-v: initial timer codes
2025-09-17 08:55:12 +08:00
sbi.h
hv: ipi: drop arch_ prefix from IPI functions
2025-09-19 13:56:21 +08:00
security.h
hv: multiarch: riscv: add dummy header for riscv
2025-09-19 15:04:55 +08:00
timer.h
risc-v: initial timer codes
2025-09-17 08:55:12 +08:00
vm_config.h
hv: multiarch: riscv: add dummy header for riscv
2025-09-19 15:04:55 +08:00