mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-05-01 21:23:59 +00:00
aa9af27338
Boot component prepares the very basic platform boot env. It finally call into platform initilization entries: - bsp_boot_init & cpu_secondary_init for start up - or restore_s3_context for wakeup this patch is the final one, it did some code clean up and move some definition from vm0_boot.h to boot_context.h. after this patch, the boot component include files: arch/x86/boot/cpu_primary.S arch/x86/boot/trampoline.S arch/x86/boot/cpu_save_boot_ctx.S arch/x86/boot/idt.S boot/reloc.c boot/include/reloc.h include/arch/x86/boot/idt.h include/arch/x86/boot/boot_context.h Tracked-On: #1842 Signed-off-by: Jason Chen CJ <jason.cj.chen@intel.com>
52 lines
1.7 KiB
C
52 lines
1.7 KiB
C
/*
|
|
* Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef BOOT_CTX_H
|
|
#define BOOT_CTX_H
|
|
|
|
#ifdef ASSEMBLER
|
|
#define BOOT_CTX_CR0_OFFSET 176
|
|
#define BOOT_CTX_CR3_OFFSET 192
|
|
#define BOOT_CTX_CR4_OFFSET 184
|
|
#define BOOT_CTX_IDT_OFFSET 144
|
|
#define BOOT_CTX_GDT_OFFSET 128
|
|
#define BOOT_CTX_LDT_SEL_OFFSET 280
|
|
#define BOOT_CTX_TR_SEL_OFFSET 282
|
|
#define BOOT_CTX_CS_SEL_OFFSET 268
|
|
#define BOOT_CTX_SS_SEL_OFFSET 270
|
|
#define BOOT_CTX_DS_SEL_OFFSET 272
|
|
#define BOOT_CTX_ES_SEL_OFFSET 274
|
|
#define BOOT_CTX_FS_SEL_OFFSET 276
|
|
#define BOOT_CTX_GS_SEL_OFFSET 278
|
|
#define BOOT_CTX_CS_AR_OFFSET 248
|
|
#define BOOT_CTX_CS_LIMIT_OFFSET 252
|
|
#define BOOT_CTX_EFER_LOW_OFFSET 200
|
|
#define BOOT_CTX_EFER_HIGH_OFFSET 204
|
|
#define SIZE_OF_BOOT_CTX 296
|
|
#else
|
|
#define BOOT_CTX_CR0_OFFSET 176U
|
|
#define BOOT_CTX_CR3_OFFSET 192U
|
|
#define BOOT_CTX_CR4_OFFSET 184U
|
|
#define BOOT_CTX_IDT_OFFSET 144U
|
|
#define BOOT_CTX_GDT_OFFSET 128U
|
|
#define BOOT_CTX_LDT_SEL_OFFSET 280U
|
|
#define BOOT_CTX_TR_SEL_OFFSET 282U
|
|
#define BOOT_CTX_CS_SEL_OFFSET 268U
|
|
#define BOOT_CTX_SS_SEL_OFFSET 270U
|
|
#define BOOT_CTX_DS_SEL_OFFSET 272U
|
|
#define BOOT_CTX_ES_SEL_OFFSET 274U
|
|
#define BOOT_CTX_FS_SEL_OFFSET 276U
|
|
#define BOOT_CTX_GS_SEL_OFFSET 278U
|
|
#define BOOT_CTX_CS_AR_OFFSET 248U
|
|
#define BOOT_CTX_CS_LIMIT_OFFSET 252U
|
|
#define BOOT_CTX_EFER_LOW_OFFSET 200U
|
|
#define BOOT_CTX_EFER_HIGH_OFFSET 204U
|
|
#define SIZE_OF_BOOT_CTX 296U
|
|
struct acrn_vcpu_regs;
|
|
extern struct acrn_vcpu_regs boot_context;
|
|
#endif /* ASSEMBLER */
|
|
#endif /* BOOT_CTX_H */
|