mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-05-03 14:06:54 +00:00
b24a8a0f59
cleanup arch/x86/guest, only include some necessary header files, doesn't include hypervisor.h Tracked-On: #1842 Signed-off-by: Mingqiang Chi <mingqiang.chi@intel.com> Reviewed-by: Jason Chen CJ <jason.cj.chen@intel.com> modified: arch/x86/guest/assign.c modified: arch/x86/guest/ept.c modified: arch/x86/guest/guest_memory.c modified: arch/x86/guest/instr_emul.c modified: arch/x86/guest/io_emul.c modified: arch/x86/guest/pm.c modified: arch/x86/guest/trusty.c modified: arch/x86/guest/ucode.c modified: arch/x86/guest/vcpu.c modified: arch/x86/guest/vcpuid.c modified: arch/x86/guest/virq.c modified: arch/x86/guest/virtual_cr.c modified: arch/x86/guest/vlapic.c modified: arch/x86/guest/vm.c modified: arch/x86/guest/vmcall.c modified: arch/x86/guest/vmcs.c modified: arch/x86/guest/vmexit.c modified: arch/x86/guest/vmsr.c modified: arch/x86/guest/vmtrr.c modified: arch/x86/pm.c modified: include/arch/x86/guest/assign.h modified: include/arch/x86/guest/ept.h modified: include/arch/x86/guest/guest_memory.h modified: include/arch/x86/guest/instr_emul.h modified: include/arch/x86/guest/io_emul.h modified: include/arch/x86/guest/trusty.h modified: include/arch/x86/guest/vcpu.h modified: include/arch/x86/guest/vmcs.h modified: include/arch/x86/io_req.h modified: include/arch/x86/irq.h modified: include/arch/x86/lapic.h modified: include/arch/x86/mmu.h modified: include/arch/x86/pgtable.h modified: include/common/ptdev.h modified: include/debug/console.h
131 lines
3.5 KiB
C
131 lines
3.5 KiB
C
/*
|
|
* Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef INTR_LAPIC_H
|
|
#define INTR_LAPIC_H
|
|
|
|
#include <types.h>
|
|
#include <apicreg.h>
|
|
|
|
/* intr_lapic_icr_delivery_mode */
|
|
#define INTR_LAPIC_ICR_FIXED 0x0U
|
|
#define INTR_LAPIC_ICR_LP 0x1U
|
|
#define INTR_LAPIC_ICR_SMI 0x2U
|
|
#define INTR_LAPIC_ICR_NMI 0x4U
|
|
#define INTR_LAPIC_ICR_INIT 0x5U
|
|
#define INTR_LAPIC_ICR_STARTUP 0x6U
|
|
|
|
/* intr_lapic_icr_dest_mode */
|
|
#define INTR_LAPIC_ICR_PHYSICAL 0x0U
|
|
#define INTR_LAPIC_ICR_LOGICAL 0x1U
|
|
|
|
/* intr_lapic_icr_level */
|
|
#define INTR_LAPIC_ICR_DEASSERT 0x0U
|
|
#define INTR_LAPIC_ICR_ASSERT 0x1U
|
|
|
|
/* intr_lapic_icr_trigger */
|
|
#define INTR_LAPIC_ICR_EDGE 0x0U
|
|
#define INTR_LAPIC_ICR_LEVEL 0x1U
|
|
|
|
/* intr_lapic_icr_shorthand */
|
|
#define INTR_LAPIC_ICR_USE_DEST_ARRAY 0x0U
|
|
#define INTR_LAPIC_ICR_SELF 0x1U
|
|
#define INTR_LAPIC_ICR_ALL_INC_SELF 0x2U
|
|
#define INTR_LAPIC_ICR_ALL_EX_SELF 0x3U
|
|
|
|
/* LAPIC register bit and bitmask definitions */
|
|
#define LAPIC_SVR_VECTOR 0x000000FFU
|
|
#define LAPIC_SVR_APIC_ENABLE_MASK 0x00000100U
|
|
|
|
#define LAPIC_LVT_MASK 0x00010000U
|
|
#define LAPIC_DELIVERY_MODE_EXTINT_MASK 0x00000700U
|
|
|
|
/* LAPIC Timer bit and bitmask definitions */
|
|
#define LAPIC_TMR_ONESHOT ((uint32_t) 0x0U << 17U)
|
|
#define LAPIC_TMR_PERIODIC ((uint32_t) 0x1U << 17U)
|
|
#define LAPIC_TMR_TSC_DEADLINE ((uint32_t) 0x2U << 17U)
|
|
|
|
enum intr_cpu_startup_shorthand {
|
|
INTR_CPU_STARTUP_USE_DEST,
|
|
INTR_CPU_STARTUP_ALL_EX_SELF,
|
|
INTR_CPU_STARTUP_UNKNOWN,
|
|
};
|
|
|
|
/* x2APIC Interrupt Command Register (ICR) structure */
|
|
union apic_icr {
|
|
uint64_t value;
|
|
struct {
|
|
uint32_t lo_32;
|
|
uint32_t hi_32;
|
|
} value_32;
|
|
struct {
|
|
uint32_t vector:8;
|
|
uint32_t delivery_mode:3;
|
|
uint32_t destination_mode:1;
|
|
uint32_t rsvd_1:2;
|
|
uint32_t level:1;
|
|
uint32_t trigger_mode:1;
|
|
uint32_t rsvd_2:2;
|
|
uint32_t shorthand:2;
|
|
uint32_t rsvd_3:12;
|
|
uint32_t dest_field:32;
|
|
} bits;
|
|
};
|
|
|
|
/**
|
|
* @brief Save context of lapic
|
|
*
|
|
* @param[inout] regs Pointer to struct lapic_regs to hold the
|
|
* context of current lapic
|
|
*/
|
|
void save_lapic(struct lapic_regs *regs);
|
|
void early_init_lapic(void);
|
|
void init_lapic(uint16_t pcpu_id);
|
|
void send_lapic_eoi(void);
|
|
|
|
/**
|
|
* @brief Get the lapic id
|
|
*
|
|
* @return lapic id
|
|
*/
|
|
uint32_t get_cur_lapic_id(void);
|
|
|
|
/**
|
|
* @brief Send an SIPI to a specific cpu
|
|
*
|
|
* Send an Startup IPI to a specific cpu, to notify the cpu to start booting.
|
|
*
|
|
* @param[in] cpu_startup_shorthand The startup_shorthand
|
|
* @param[in] dest_pcpu_id The id of destination physical cpu
|
|
* @param[in] cpu_startup_start_address The address for the dest pCPU to start running
|
|
*
|
|
* @pre cpu_startup_shorthand < INTR_CPU_STARTUP_UNKNOWN
|
|
*/
|
|
void send_startup_ipi(enum intr_cpu_startup_shorthand cpu_startup_shorthand,
|
|
uint16_t dest_pcpu_id,
|
|
uint64_t cpu_startup_start_address);
|
|
|
|
/**
|
|
* @brief Send an IPI to multiple pCPUs
|
|
*
|
|
* @param[in] dest_mask The mask of destination physical cpus
|
|
* @param[in] vector The vector of interrupt
|
|
*/
|
|
void send_dest_ipi_mask(uint32_t dest_mask, uint32_t vector);
|
|
|
|
/**
|
|
* @brief Send an IPI to a single pCPU
|
|
*
|
|
* @param[in] pcpu_id The id of destination physical cpu
|
|
* @param[in] vector The vector of interrupt
|
|
*/
|
|
void send_single_ipi(uint16_t pcpu_id, uint32_t vector);
|
|
|
|
void suspend_lapic(void);
|
|
void resume_lapic(void);
|
|
|
|
#endif /* INTR_LAPIC_H */
|