mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-05-04 22:47:00 +00:00
83587b7711
There are two prefix (aka TRC and TRACE) for trace event. This patch make all the trace event prefix consist with TRACE. No functional change. Signed-off-by: Kaige Fu <kaige.fu@intel.com> Acked-by: Eddie Dong <eddie.dong@intel.com>
347 lines
10 KiB
C
347 lines
10 KiB
C
/*
|
|
* Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <hypervisor.h>
|
|
|
|
static int unhandled_vmexit_handler(struct vcpu *vcpu);
|
|
static int xsetbv_vmexit_handler(struct vcpu *vcpu);
|
|
/* VM Dispatch table for Exit condition handling */
|
|
static const struct vm_exit_dispatch dispatch_table[] = {
|
|
[VMX_EXIT_REASON_EXCEPTION_OR_NMI] = {
|
|
.handler = exception_vmexit_handler},
|
|
[VMX_EXIT_REASON_EXTERNAL_INTERRUPT] = {
|
|
.handler = external_interrupt_vmexit_handler},
|
|
[VMX_EXIT_REASON_TRIPLE_FAULT] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_INIT_SIGNAL] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_STARTUP_IPI] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_IO_SMI] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_OTHER_SMI] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_INTERRUPT_WINDOW] = {
|
|
.handler = interrupt_window_vmexit_handler},
|
|
[VMX_EXIT_REASON_NMI_WINDOW] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_TASK_SWITCH] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_CPUID] = {
|
|
.handler = cpuid_vmexit_handler},
|
|
[VMX_EXIT_REASON_GETSEC] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_HLT] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_INVD] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_INVLPG] = {
|
|
.handler = unhandled_vmexit_handler,},
|
|
[VMX_EXIT_REASON_RDPMC] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_RDTSC] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_RSM] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMCALL] = {
|
|
.handler = vmcall_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMCLEAR] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMLAUNCH] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMPTRLD] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMPTRST] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMREAD] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMRESUME] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMWRITE] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMXOFF] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMXON] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_CR_ACCESS] = {
|
|
.handler = cr_access_vmexit_handler,
|
|
.need_exit_qualification = 1},
|
|
[VMX_EXIT_REASON_DR_ACCESS] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_IO_INSTRUCTION] = {
|
|
.handler = io_instr_vmexit_handler,
|
|
.need_exit_qualification = 1},
|
|
[VMX_EXIT_REASON_RDMSR] = {
|
|
.handler = rdmsr_vmexit_handler},
|
|
[VMX_EXIT_REASON_WRMSR] = {
|
|
.handler = wrmsr_vmexit_handler},
|
|
[VMX_EXIT_REASON_ENTRY_FAILURE_INVALID_GUEST_STATE] = {
|
|
.handler = unhandled_vmexit_handler,
|
|
.need_exit_qualification = 1},
|
|
[VMX_EXIT_REASON_ENTRY_FAILURE_MSR_LOADING] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_MWAIT] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_MONITOR_TRAP] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_MONITOR] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_PAUSE] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_ENTRY_FAILURE_MACHINE_CHECK] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_TPR_BELOW_THRESHOLD] = {
|
|
.handler = tpr_below_threshold_vmexit_handler},
|
|
[VMX_EXIT_REASON_APIC_ACCESS] = {
|
|
.handler = apic_access_vmexit_handler,
|
|
.need_exit_qualification = 1},
|
|
[VMX_EXIT_REASON_VIRTUALIZED_EOI] = {
|
|
.handler = veoi_vmexit_handler,
|
|
.need_exit_qualification = 1},
|
|
[VMX_EXIT_REASON_GDTR_IDTR_ACCESS] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_LDTR_TR_ACCESS] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_EPT_VIOLATION] = {
|
|
.handler = ept_violation_vmexit_handler,
|
|
.need_exit_qualification = 1},
|
|
[VMX_EXIT_REASON_EPT_MISCONFIGURATION] = {
|
|
.handler = ept_misconfig_vmexit_handler,
|
|
.need_exit_qualification = 1},
|
|
[VMX_EXIT_REASON_INVEPT] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_RDTSCP] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_VMX_PREEMPTION_TIMER_EXPIRED] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_INVVPID] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_WBINVD] = {
|
|
.handler = unhandled_vmexit_handler},
|
|
[VMX_EXIT_REASON_XSETBV] = {
|
|
.handler = xsetbv_vmexit_handler},
|
|
[VMX_EXIT_REASON_APIC_WRITE] = {
|
|
.handler = apic_write_vmexit_handler,
|
|
.need_exit_qualification = 1}
|
|
};
|
|
|
|
int vmexit_handler(struct vcpu *vcpu)
|
|
{
|
|
struct vm_exit_dispatch *dispatch = NULL;
|
|
uint16_t basic_exit_reason;
|
|
int ret;
|
|
|
|
if ((int)get_cpu_id() != vcpu->pcpu_id) {
|
|
pr_fatal("vcpu is not running on its pcpu!");
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* Obtain interrupt info */
|
|
vcpu->arch_vcpu.idt_vectoring_info =
|
|
exec_vmread(VMX_IDT_VEC_INFO_FIELD);
|
|
/* Filter out HW exception & NMI */
|
|
if ((vcpu->arch_vcpu.idt_vectoring_info & VMX_INT_INFO_VALID) != 0U) {
|
|
uint32_t vector_info = vcpu->arch_vcpu.idt_vectoring_info;
|
|
uint32_t vector = vector_info & 0xffU;
|
|
uint32_t type = (vector_info & VMX_INT_TYPE_MASK) >> 8;
|
|
uint32_t err_code = 0;
|
|
|
|
if (type == VMX_INT_TYPE_HW_EXP) {
|
|
if ((vector_info & VMX_INT_INFO_ERR_CODE_VALID) != 0U)
|
|
err_code = exec_vmread(VMX_IDT_VEC_ERROR_CODE);
|
|
vcpu_queue_exception(vcpu, vector, err_code);
|
|
vcpu->arch_vcpu.idt_vectoring_info = 0;
|
|
} else if (type == VMX_INT_TYPE_NMI) {
|
|
vcpu_make_request(vcpu, ACRN_REQUEST_NMI);
|
|
vcpu->arch_vcpu.idt_vectoring_info = 0;
|
|
}
|
|
}
|
|
|
|
/* Calculate basic exit reason (low 16-bits) */
|
|
basic_exit_reason = vcpu->arch_vcpu.exit_reason & 0xFFFFU;
|
|
|
|
/* Log details for exit */
|
|
pr_dbg("Exit Reason: 0x%016llx ", vcpu->arch_vcpu.exit_reason);
|
|
|
|
/* Ensure exit reason is within dispatch table */
|
|
if (basic_exit_reason >= ARRAY_SIZE(dispatch_table)) {
|
|
pr_err("Invalid Exit Reason: 0x%016llx ",
|
|
vcpu->arch_vcpu.exit_reason);
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* Calculate dispatch table entry */
|
|
dispatch = (struct vm_exit_dispatch *)
|
|
(dispatch_table + basic_exit_reason);
|
|
|
|
/* See if an exit qualification is necessary for this exit
|
|
* handler
|
|
*/
|
|
if (dispatch->need_exit_qualification != 0U) {
|
|
/* Get exit qualification */
|
|
vcpu->arch_vcpu.exit_qualification =
|
|
exec_vmread(VMX_EXIT_QUALIFICATION);
|
|
}
|
|
|
|
/* exit dispatch handling */
|
|
if (basic_exit_reason == VMX_EXIT_REASON_EXTERNAL_INTERRUPT) {
|
|
/* Handling external_interrupt
|
|
* should disable intr
|
|
*/
|
|
ret = dispatch->handler(vcpu);
|
|
} else {
|
|
CPU_IRQ_ENABLE();
|
|
ret = dispatch->handler(vcpu);
|
|
CPU_IRQ_DISABLE();
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int unhandled_vmexit_handler(struct vcpu *vcpu)
|
|
{
|
|
pr_fatal("Error: Unhandled VM exit condition from guest at 0x%016llx ",
|
|
exec_vmread(VMX_GUEST_RIP));
|
|
|
|
pr_fatal("Exit Reason: 0x%016llx ", vcpu->arch_vcpu.exit_reason);
|
|
|
|
pr_err("Exit qualification: 0x%016llx ",
|
|
exec_vmread(VMX_EXIT_QUALIFICATION));
|
|
|
|
/* while(1); */
|
|
|
|
TRACE_2L(TRACE_VMEXIT_UNHANDLED, vcpu->arch_vcpu.exit_reason, 0);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int cpuid_vmexit_handler(struct vcpu *vcpu)
|
|
{
|
|
struct run_context *cur_context =
|
|
&vcpu->arch_vcpu.contexts[vcpu->arch_vcpu.cur_context];
|
|
|
|
guest_cpuid(vcpu,
|
|
(uint32_t *)&cur_context->guest_cpu_regs.regs.rax,
|
|
(uint32_t *)&cur_context->guest_cpu_regs.regs.rbx,
|
|
(uint32_t *)&cur_context->guest_cpu_regs.regs.rcx,
|
|
(uint32_t *)&cur_context->guest_cpu_regs.regs.rdx);
|
|
|
|
TRACE_2L(TRACE_VMEXIT_CPUID, vcpu->vcpu_id, 0);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int cr_access_vmexit_handler(struct vcpu *vcpu)
|
|
{
|
|
uint64_t *regptr;
|
|
struct run_context *cur_context =
|
|
&vcpu->arch_vcpu.contexts[vcpu->arch_vcpu.cur_context];
|
|
static const int reg_trans_tab[] = {
|
|
[0] = CPU_CONTEXT_INDEX_RAX,
|
|
[1] = CPU_CONTEXT_INDEX_RCX,
|
|
[2] = CPU_CONTEXT_INDEX_RDX,
|
|
[3] = CPU_CONTEXT_INDEX_RBX,
|
|
[4] = 0xFF, /* for sp reg, should not be used, just for init */
|
|
[5] = CPU_CONTEXT_INDEX_RBP,
|
|
[6] = CPU_CONTEXT_INDEX_RSI,
|
|
[7] = CPU_CONTEXT_INDEX_RDI,
|
|
[8] = CPU_CONTEXT_INDEX_R8,
|
|
[9] = CPU_CONTEXT_INDEX_R9,
|
|
[10] = CPU_CONTEXT_INDEX_R10,
|
|
[11] = CPU_CONTEXT_INDEX_R11,
|
|
[12] = CPU_CONTEXT_INDEX_R12,
|
|
[13] = CPU_CONTEXT_INDEX_R13,
|
|
[14] = CPU_CONTEXT_INDEX_R14,
|
|
[15] = CPU_CONTEXT_INDEX_R15,
|
|
};
|
|
int idx = VM_EXIT_CR_ACCESS_REG_IDX(vcpu->arch_vcpu.exit_qualification);
|
|
|
|
ASSERT(idx != 4, "index should not be 4 (target SP)");
|
|
regptr = cur_context->guest_cpu_regs.longs + reg_trans_tab[idx];
|
|
|
|
switch ((VM_EXIT_CR_ACCESS_ACCESS_TYPE
|
|
(vcpu->arch_vcpu.exit_qualification) << 4) |
|
|
VM_EXIT_CR_ACCESS_CR_NUM(vcpu->arch_vcpu.exit_qualification)) {
|
|
case 0x00:
|
|
/* mov to cr0 */
|
|
vmx_write_cr0(vcpu, *regptr);
|
|
break;
|
|
case 0x04:
|
|
/* mov to cr4 */
|
|
vmx_write_cr4(vcpu, *regptr);
|
|
break;
|
|
case 0x08:
|
|
/* mov to cr8 */
|
|
vlapic_set_cr8(vcpu->arch_vcpu.vlapic, *regptr);
|
|
break;
|
|
case 0x18:
|
|
/* mov from cr8 */
|
|
*regptr = vlapic_get_cr8(vcpu->arch_vcpu.vlapic);
|
|
break;
|
|
default:
|
|
panic("Unhandled CR access");
|
|
return -EINVAL;
|
|
}
|
|
|
|
TRACE_2L(TRACE_VMEXIT_CR_ACCESS,
|
|
VM_EXIT_CR_ACCESS_ACCESS_TYPE
|
|
(vcpu->arch_vcpu.exit_qualification),
|
|
VM_EXIT_CR_ACCESS_CR_NUM
|
|
(vcpu->arch_vcpu.exit_qualification));
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* XSETBV instruction set's the XCR0 that is used to tell for which
|
|
* components states can be saved on a context switch using xsave.
|
|
*/
|
|
static int xsetbv_vmexit_handler(struct vcpu *vcpu)
|
|
{
|
|
int idx;
|
|
uint64_t val64;
|
|
struct run_context *ctx_ptr;
|
|
|
|
val64 = exec_vmread(VMX_GUEST_CR4);
|
|
if ((val64 & CR4_OSXSAVE) == 0U) {
|
|
vcpu_inject_gp(vcpu, 0);
|
|
return -1;
|
|
}
|
|
|
|
idx = vcpu->arch_vcpu.cur_context;
|
|
if (idx >= NR_WORLD)
|
|
return -1;
|
|
|
|
ctx_ptr = &(vcpu->arch_vcpu.contexts[idx]);
|
|
|
|
/*to access XCR0,'rcx' should be 0*/
|
|
if (ctx_ptr->guest_cpu_regs.regs.rcx != 0) {
|
|
vcpu_inject_gp(vcpu, 0);
|
|
return -1;
|
|
}
|
|
|
|
val64 = ((ctx_ptr->guest_cpu_regs.regs.rax) & 0xffffffff) |
|
|
(ctx_ptr->guest_cpu_regs.regs.rdx << 32);
|
|
|
|
/*bit 0(x87 state) of XCR0 can't be cleared*/
|
|
if ((val64 & 0x01UL) == 0U) {
|
|
vcpu_inject_gp(vcpu, 0);
|
|
return -1;
|
|
}
|
|
|
|
/*XCR0[2:1] (SSE state & AVX state) can't not be
|
|
*set to 10b as it is necessary to set both bits
|
|
*to use AVX instructions.
|
|
**/
|
|
if (((val64 >> 1) & 0x3UL) == 0x2UL) {
|
|
vcpu_inject_gp(vcpu, 0);
|
|
return -1;
|
|
}
|
|
|
|
write_xcr(0, val64);
|
|
return 0;
|
|
}
|