mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-05-05 06:56:57 +00:00
c849bff850
This patch drops "#include <bsp_cfg.h>" and include the generated config.h in
CFLAGS for the configuration data.
Also make sure that all configuration data have the 'CONFIG_' prefix.
v4 -> v5:
* No changes.
v3 -> v4:
* Add '-include config.h' to hypervisor/bsp/uefi/efi/Makefile.
* Update comments mentioning bsp_cfg.h.
v2 -> v3:
* Include config.h on the command line instead of in any header or source to
avoid including config.h multiple times.
* Add config.h as an additional dependency for source compilation.
v1 -> v2:
* No changes.
Signed-off-by: Junjie Mao <junjie.mao@intel.com>
Reviewed-by: Kevin Tian <kevin.tian@intel.com>
Reviewed-by: Zhao Yakui <yakui.zhao@intel.com>
36 lines
1013 B
C
36 lines
1013 B
C
/*
|
|
* Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef IOAPIC_H
|
|
#define IOAPIC_H
|
|
|
|
/* IOAPIC_MAX_LINES is architecturally defined.
|
|
* The usable RTEs may be a subset of the total on a per IO APIC basis.
|
|
*/
|
|
#define IOAPIC_MAX_LINES 120
|
|
#define NR_LEGACY_IRQ 16
|
|
#define NR_LEGACY_PIN NR_LEGACY_IRQ
|
|
#define NR_MAX_GSI (CONFIG_NR_IOAPICS*IOAPIC_MAX_LINES)
|
|
|
|
#define GSI_MASK_IRQ(irq) irq_gsi_mask_unmask((irq), true)
|
|
#define GSI_UNMASK_IRQ(irq) irq_gsi_mask_unmask((irq), false)
|
|
#define GSI_SET_RTE(irq, rte) ioapic_set_rte((irq), (rte))
|
|
|
|
void setup_ioapic_irq(void);
|
|
int get_ioapic_info(char *str, int str_max_len);
|
|
|
|
bool irq_is_gsi(int irq);
|
|
int irq_gsi_num(void);
|
|
int irq_to_pin(int irq);
|
|
int pin_to_irq(int pin);
|
|
void irq_gsi_mask_unmask(int irq, bool mask);
|
|
void ioapic_set_rte(int irq, uint64_t rte);
|
|
void ioapic_get_rte(int irq, uint64_t *rte);
|
|
|
|
extern uint16_t legacy_irq_to_pin[];
|
|
extern uint16_t pic_ioapic_pin_map[];
|
|
#endif /* IOAPIC_H */
|