mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2026-06-06 09:06:30 +00:00
3cf1daa480
The vbar info which hard-coded in scenarios/logical_partition/pt_dev.c is board specific actually, so move these information to arch/x86/configs/$(CONFIG_BOARD)/pci_devices.h. Please be aware that the memory range of vBAR should exactly match with the e820 layout of VM. Tracked-On: #3214 Signed-off-by: Victor Sun <victor.sun@intel.com>
25 lines
720 B
C
25 lines
720 B
C
/*
|
|
* Copyright (C) 2019 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef PCI_DEVICES_H_
|
|
#define PCI_DEVICES_H_
|
|
|
|
#define HOST_BRIDGE .pbdf.bits = {.b = 0x00U, .d = 0x00U, .f = 0x00U}
|
|
|
|
#define SATA_CONTROLLER_0 .pbdf.bits = {.b = 0x00U, .d = 0x12U, .f = 0x00U}, \
|
|
.vbar_base[0] = 0xb3f10000UL, \
|
|
.vbar_base[1] = 0xb3f53000UL, \
|
|
.vbar_base[5] = 0xb3f52000UL
|
|
|
|
#define USB_CONTROLLER_0 .pbdf.bits = {.b = 0x00U, .d = 0x15U, .f = 0x00U}, \
|
|
.vbar_base[0] = 0xb3f00000UL
|
|
|
|
#define ETHERNET_CONTROLLER_0 .pbdf.bits = {.b = 0x02U, .d = 0x00U, .f = 0x00U}, \
|
|
.vbar_base[0] = 0xb3c00000UL, \
|
|
.vbar_base[3] = 0xb3c80000UL
|
|
|
|
#endif /* PCI_DEVICES_H_ */
|