mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2026-06-06 09:06:30 +00:00
2b35c07857
Currently for pre-launched VMs, HV intends to do EPT mapping for all GPA space, which implies that it wastes HPA to back PCI hole and other vE820 entries that are not backed by physical memory. This patch solves this issue and fixes ve820 entries whose length is not aligned to 4K, and changes the lowmem entry's start GPA from 1MB to 2MB. Tracked-On: #2587 Signed-off-by: Zide Chen <zide.chen@intel.com> Acked-by: Anthony Xu <anthony.xu@intel.com>
40 lines
879 B
C
40 lines
879 B
C
/*
|
|
* Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <e820.h>
|
|
|
|
const struct e820_entry ve820_entry[E820_MAX_ENTRIES] = {
|
|
{ /* usable RAM under 1MB */
|
|
.baseaddr = 0x0UL,
|
|
.length = 0xF0000UL, /* 960KB */
|
|
.type = E820_TYPE_RAM
|
|
},
|
|
|
|
{ /* mptable */
|
|
.baseaddr = 0xF0000UL, /* 960KB */
|
|
.length = 0x10000UL, /* 16KB */
|
|
.type = E820_TYPE_RESERVED
|
|
},
|
|
|
|
{ /* lowmem */
|
|
.baseaddr = 0x200000UL, /* 2MB */
|
|
.length = 0x1FE00000UL, /* 510MB */
|
|
.type = E820_TYPE_RAM
|
|
},
|
|
|
|
{ /* between lowmem and PCI hole */
|
|
.baseaddr = 0x20000000UL, /* 512MB */
|
|
.length = 0xA0000000UL, /* 2560MB */
|
|
.type = E820_TYPE_RESERVED
|
|
},
|
|
|
|
{ /* between PCI hole and 4GB */
|
|
.baseaddr = 0xe0000000UL, /* 3.5GB */
|
|
.length = 0x20000000UL, /* 512MB */
|
|
.type = E820_TYPE_RESERVED
|
|
},
|
|
};
|