mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2026-06-06 09:06:30 +00:00
ac7a8a7249
merge E820_MAX_ENTRIES and NUM_E820_ENTRIES to E820_MAX_ENTRIES. Tracked-On: #1842 Signed-off-by: Mingqiang Chi <mingqiang.chi@intel.com> Reviewed-by: Eddie Dong <eddie.dong@intel.com>
41 lines
789 B
C
41 lines
789 B
C
/*
|
|
* Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <hypervisor.h>
|
|
#include <e820.h>
|
|
|
|
const struct e820_entry ve820_entry[E820_MAX_ENTRIES] = {
|
|
{ /* 0 to mptable */
|
|
.baseaddr = 0x0U,
|
|
.length = 0xEFFFFU,
|
|
.type = E820_TYPE_RAM
|
|
},
|
|
|
|
{ /* mptable 65536U */
|
|
.baseaddr = 0xF0000U,
|
|
.length = 0x10000U,
|
|
.type = E820_TYPE_RESERVED
|
|
},
|
|
|
|
{ /* mptable to lowmem */
|
|
.baseaddr = 0x100000U,
|
|
.length = 0x7FF00000U,
|
|
.type = E820_TYPE_RAM
|
|
},
|
|
|
|
{ /* lowmem to PCI hole */
|
|
.baseaddr = 0x80000000U,
|
|
.length = 0x40000000U,
|
|
.type = E820_TYPE_RESERVED
|
|
},
|
|
|
|
{ /* PCI hole to 4G */
|
|
.baseaddr = 0xe0000000U,
|
|
.length = 0x20000000U,
|
|
.type = E820_TYPE_RESERVED
|
|
},
|
|
};
|