mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-05-06 23:46:58 +00:00
b7a99f4530
Now the vept table was allocate dynamically, but the table size of vept was calculated by the CONFIG_PLATFORM_RAM_SIZE which was predefined by config tool. It's not complete change and can't support single binary for different boards/platforms. So this patch will replace the CONFIG_PLATFORM_RAM_SIZE and get the top ram size from hv_E820 interface for vept. Tracked-On: #6690 Acked-by: Anthony Xu <anthony.xu@intel.com> Signed-off-by: Chenli Wei <chenli.wei@linux.intel.com>
52 lines
1.9 KiB
C
52 lines
1.9 KiB
C
/*
|
|
* Copyright (C) 2021 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
#ifndef VEPT_H
|
|
#define VEPT_H
|
|
|
|
#ifdef CONFIG_NVMX_ENABLED
|
|
|
|
#define RESERVED_BITS(start, end) (((1UL << (end - start + 1)) - 1) << start)
|
|
#define IA32E_PML4E_RESERVED_BITS(phy_addr_width) (RESERVED_BITS(3U, 7U) | RESERVED_BITS(phy_addr_width, 51U))
|
|
#define IA32E_PDPTE_RESERVED_BITS(phy_addr_width) (RESERVED_BITS(3U, 6U) | RESERVED_BITS(phy_addr_width, 51U))
|
|
#define IA32E_PDPTE_LEAF_RESERVED_BITS(phy_addr_width) (RESERVED_BITS(12U,29U)| RESERVED_BITS(phy_addr_width, 51U))
|
|
#define IA32E_PDE_RESERVED_BITS(phy_addr_width) (RESERVED_BITS(3U, 6U) | RESERVED_BITS(phy_addr_width, 51U))
|
|
#define IA32E_PDE_LEAF_RESERVED_BITS(phy_addr_width) (RESERVED_BITS(12U,20U)| RESERVED_BITS(phy_addr_width, 51U))
|
|
#define IA32E_PTE_RESERVED_BITS(phy_addr_width) (RESERVED_BITS(phy_addr_width, 51U))
|
|
|
|
#define PAGING_ENTRY_SHIFT(lvl) ((IA32E_PT - (lvl)) * 9U + PTE_SHIFT)
|
|
#define PAGING_ENTRY_OFFSET(addr, lvl) (((addr) >> PAGING_ENTRY_SHIFT(lvl)) & (PTRS_PER_PTE - 1UL))
|
|
|
|
/*
|
|
* A descriptor to store info of nested EPT
|
|
*/
|
|
struct nept_desc {
|
|
/*
|
|
* A shadow EPTP.
|
|
* The format is same with 'EPT pointer' in VMCS.
|
|
* Its PML4 address field is a HVA of the hypervisor.
|
|
*/
|
|
uint64_t shadow_eptp;
|
|
/*
|
|
* An guest EPTP configured by L1 VM.
|
|
* The format is same with 'EPT pointer' in VMCS.
|
|
* Its PML4 address field is a GPA of the L1 VM.
|
|
*/
|
|
uint64_t guest_eptp;
|
|
uint32_t ref_count;
|
|
};
|
|
|
|
void allocate_buffer_for_sept_pages(void);
|
|
void init_vept(void);
|
|
uint64_t get_shadow_eptp(uint64_t guest_eptp);
|
|
struct nept_desc *get_nept_desc(uint64_t guest_eptp);
|
|
void put_nept_desc(uint64_t guest_eptp);
|
|
bool handle_l2_ept_violation(struct acrn_vcpu *vcpu);
|
|
int32_t invept_vmexit_handler(struct acrn_vcpu *vcpu);
|
|
#else
|
|
static inline void allocate_buffer_for_sept_pages(void) {};
|
|
#endif /* CONFIG_NVMX_ENABLED */
|
|
#endif /* VEPT_H */
|