mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-06-03 20:59:53 +00:00
d0eb83aa0c
Previously I/O emulation completion mode mode was configured in Kconfig:
config IOREQ_NOTIFICATION
bool "Notification mode"
help
When I/O request is completed, SOS will mark the completion status and
notify hypervisor via hypercall. Hypervisor will finish the post work
when notification is received.
config IOREQ_POLLING
bool "Polling mode"
help
When I/O request is completed, SOS will only mark completion status
without notifying hypervisor. Hypervisor will poll the completion
status and finish the post work.
Now move this configuration to guest_flags of acrn_vm_config struct.
if ((vm_config->guest_flags & IO_COMPLETION_POLLING) != 0U) {
I/O with polling;
} else {
I/O with notification;
}
Tracked-On: #2291
Signed-off-by: Victor Sun <victor.sun@intel.com>
Acked-by: Eddie Dong <eddie.dong@intel.com>
271 lines
5.8 KiB
C
271 lines
5.8 KiB
C
/*
|
|
* Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <hypervisor.h>
|
|
#include <e820.h>
|
|
|
|
static struct vpci_vdev_array vpci_vdev_array1 = {
|
|
.num_pci_vdev = 3,
|
|
.vpci_vdev_list = {
|
|
{/*vdev 0: hostbridge */
|
|
.vbdf.bits = {.b = 0x00U, .d = 0x00U, .f = 0x0U},
|
|
.ops = &pci_ops_vdev_hostbridge,
|
|
.bar = {},
|
|
.pdev = {
|
|
.bdf.bits = {.b = 0x00U, .d = 0x00U, .f = 0x0U},
|
|
}
|
|
},
|
|
|
|
{/*vdev 1: Ethernet*/
|
|
.vbdf.bits = {.b = 0x00U, .d = 0x01U, .f = 0x0U},
|
|
.ops = &pci_ops_vdev_pt,
|
|
.bar = {
|
|
[0] = {
|
|
.base = 0UL,
|
|
.size = 0x200000UL,
|
|
.type = PCIBAR_MEM32,
|
|
},
|
|
[4] = {
|
|
.base = 0UL,
|
|
.size = 0x4000UL,
|
|
.type = PCIBAR_MEM32,
|
|
},
|
|
},
|
|
.pdev = {
|
|
.bdf.bits = {.b = 0x03U, .d = 0x00U, .f = 0x1U},
|
|
.bar = {
|
|
[0] = {
|
|
.base = 0x80C00000,
|
|
.size = 0x200000UL,
|
|
.type = PCIBAR_MEM32,
|
|
},
|
|
[4] = {
|
|
.base = 0x81000000,
|
|
.size = 0x4000UL,
|
|
.type = PCIBAR_MEM32,
|
|
},
|
|
}
|
|
}
|
|
},
|
|
|
|
{/*vdev 2: USB*/
|
|
.vbdf.bits = {.b = 0x00U, .d = 0x02U, .f = 0x0U},
|
|
.ops = &pci_ops_vdev_pt,
|
|
.bar = {
|
|
[0] = {
|
|
.base = 0UL,
|
|
.size = 0x10000UL,
|
|
.type = PCIBAR_MEM32,
|
|
}
|
|
},
|
|
.pdev = {
|
|
.bdf.bits = {.b = 0x00U, .d = 0x15U, .f = 0x0U},
|
|
.bar = {
|
|
[0] = {
|
|
.base = 0x81340000,
|
|
.size = 0x10000UL,
|
|
.type = PCIBAR_MEM32,
|
|
}
|
|
}
|
|
}
|
|
},
|
|
}
|
|
};
|
|
|
|
static struct vpci_vdev_array vpci_vdev_array2 = {
|
|
.num_pci_vdev = 3,
|
|
|
|
.vpci_vdev_list = {
|
|
{/*vdev 0: hostbridge*/
|
|
.vbdf.bits = {.b = 0x00U, .d = 0x00U, .f = 0x0U},
|
|
.ops = &pci_ops_vdev_hostbridge,
|
|
.bar = {},
|
|
.pdev = {
|
|
.bdf.bits = {.b = 0x00U, .d = 0x00U, .f = 0x0U},
|
|
}
|
|
},
|
|
|
|
{/*vdev 1: SATA controller*/
|
|
.vbdf.bits = {.b = 0x00U, .d = 0x05U, .f = 0x0U},
|
|
.ops = &pci_ops_vdev_pt,
|
|
.bar = {
|
|
[0] = {
|
|
.base = 0UL,
|
|
.size = 0x2000UL,
|
|
.type = PCIBAR_MEM32
|
|
},
|
|
[1] = {
|
|
.base = 0UL,
|
|
.size = 0x1000UL,
|
|
.type = PCIBAR_MEM32
|
|
},
|
|
[5] = {
|
|
.base = 0UL,
|
|
.size = 0x1000UL,
|
|
.type = PCIBAR_MEM32
|
|
},
|
|
},
|
|
.pdev = {
|
|
.bdf.bits = {.b = 0x00U, .d = 0x14U, .f = 0x0U},
|
|
.bar = {
|
|
[0] = {
|
|
.base = 0x81354000,
|
|
.size = 0x2000UL,
|
|
.type = PCIBAR_MEM32
|
|
},
|
|
[1] = {
|
|
.base = 0x8135f000,
|
|
.size = 0x1000UL,
|
|
.type = PCIBAR_MEM32
|
|
},
|
|
[5] = {
|
|
.base = 0x8135e000,
|
|
.size = 0x1000UL,
|
|
.type = PCIBAR_MEM32
|
|
},
|
|
}
|
|
}
|
|
},
|
|
|
|
{/*vdev 2: Ethernet*/
|
|
.vbdf.bits = {.b = 0x00U, .d = 0x06U, .f = 0x0U},
|
|
.ops = &pci_ops_vdev_pt,
|
|
.bar = {
|
|
[0] = {
|
|
.base = 0UL,
|
|
.size = 0x200000UL,
|
|
.type = PCIBAR_MEM32,
|
|
},
|
|
[4] = {
|
|
.base = 0UL,
|
|
.size = 0x4000UL,
|
|
.type = PCIBAR_MEM32,
|
|
},
|
|
},
|
|
|
|
.pdev = {
|
|
.bdf.bits = {.b = 0x03U, .d = 0x00U, .f = 0x0U},
|
|
.bar = {
|
|
[0] = {
|
|
.base = 0x80e00000,
|
|
.size = 0x200000UL,
|
|
.type = PCIBAR_MEM32,
|
|
},
|
|
[4] = {
|
|
.base = 0x81004000,
|
|
.size = 0x4000UL,
|
|
.type = PCIBAR_MEM32,
|
|
}
|
|
}
|
|
}
|
|
|
|
},
|
|
|
|
}
|
|
};
|
|
|
|
/*******************************/
|
|
/* User Defined VM definitions */
|
|
/*******************************/
|
|
struct vm_config_arraies vm_config_partition = {
|
|
|
|
/* Virtual Machine descriptions */
|
|
.vm_config_array = {
|
|
{
|
|
.type = PRE_LAUNCHED_VM,
|
|
.pcpu_bitmap = (PLUG_CPU(0) | PLUG_CPU(2) | PLUG_CPU(4) | PLUG_CPU(6)),
|
|
.guest_flags = LAPIC_PASSTHROUGH | IO_COMPLETION_POLLING,
|
|
.memory.start_hpa = 0x100000000UL,
|
|
.memory.size = 0x80000000UL, /* uses contiguous memory from host */
|
|
.vm_vuart = true,
|
|
.os_config.bootargs = "root=/dev/sda rw rootwait noxsave maxcpus=4 nohpet console=hvc0 " \
|
|
"console=ttyS0 no_timer_check ignore_loglevel log_buf_len=16M "\
|
|
"consoleblank=0 tsc=reliable xapic_phys apic_debug",
|
|
.vpci_vdev_array = &vpci_vdev_array1,
|
|
},
|
|
|
|
{
|
|
.type = PRE_LAUNCHED_VM,
|
|
.pcpu_bitmap = (PLUG_CPU(1) | PLUG_CPU(3) | PLUG_CPU(5) | PLUG_CPU(7)),
|
|
.guest_flags = LAPIC_PASSTHROUGH | IO_COMPLETION_POLLING,
|
|
.memory.start_hpa = 0x180000000UL,
|
|
.memory.size = 0x80000000UL, /* uses contiguous memory from host */
|
|
.vm_vuart = true,
|
|
.os_config.bootargs = "root=/dev/sda2 rw rootwait noxsave maxcpus=4 nohpet console=hvc0 "\
|
|
"console=ttyS0 no_timer_check ignore_loglevel log_buf_len=16M "\
|
|
"consoleblank=0 tsc=reliable xapic_phys apic_debug",
|
|
.vpci_vdev_array = &vpci_vdev_array2,
|
|
},
|
|
}
|
|
};
|
|
|
|
const struct pcpu_vm_config_mapping pcpu_vm_config_map[] = {
|
|
{
|
|
.vm_config_ptr = &vm_config_partition.vm_config_array[0],
|
|
.is_bsp = true,
|
|
},
|
|
{
|
|
.vm_config_ptr = &vm_config_partition.vm_config_array[1],
|
|
.is_bsp = false,
|
|
},
|
|
{
|
|
.vm_config_ptr = &vm_config_partition.vm_config_array[0],
|
|
.is_bsp = false,
|
|
},
|
|
{
|
|
.vm_config_ptr = &vm_config_partition.vm_config_array[1],
|
|
.is_bsp = false,
|
|
},
|
|
{
|
|
.vm_config_ptr = &vm_config_partition.vm_config_array[0],
|
|
.is_bsp = false,
|
|
},
|
|
{
|
|
.vm_config_ptr = &vm_config_partition.vm_config_array[1],
|
|
.is_bsp = false,
|
|
},
|
|
{
|
|
.vm_config_ptr = &vm_config_partition.vm_config_array[0],
|
|
.is_bsp = false,
|
|
},
|
|
{
|
|
.vm_config_ptr = &vm_config_partition.vm_config_array[1],
|
|
.is_bsp = true,
|
|
},
|
|
};
|
|
|
|
const struct e820_entry e820_default_entries[NUM_E820_ENTRIES] = {
|
|
{ /* 0 to mptable */
|
|
.baseaddr = 0x0U,
|
|
.length = 0xEFFFFU,
|
|
.type = E820_TYPE_RAM
|
|
},
|
|
|
|
{ /* mptable 65536U */
|
|
.baseaddr = 0xF0000U,
|
|
.length = 0x10000U,
|
|
.type = E820_TYPE_RESERVED
|
|
},
|
|
|
|
{ /* mptable to lowmem */
|
|
.baseaddr = 0x100000U,
|
|
.length = 0x7FF00000U,
|
|
.type = E820_TYPE_RAM
|
|
},
|
|
|
|
{ /* lowmem to PCI hole */
|
|
.baseaddr = 0x80000000U,
|
|
.length = 0x40000000U,
|
|
.type = E820_TYPE_RESERVED
|
|
},
|
|
|
|
{ /* PCI hole to 4G */
|
|
.baseaddr = 0xe0000000U,
|
|
.length = 0x20000000U,
|
|
.type = E820_TYPE_RESERVED
|
|
},
|
|
};
|