mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2026-02-22 07:02:35 +00:00
b3fa6bbced
Add virtual exception handling infrastructure for RISC-V hypervisor and enables proper virtualization of RISC-V exceptions by allowing the hypervisor to inject exceptions into guest VS-mode. - Implement vcpu_set_trap() to inject traps to VS-mode - Implement vcpu_queue_exception() to queue exceptions for vCPU injection - Process pending exception requests in riscv_process_vcpu_requests() v1->v2: change vcpu_redirect_trap -> vcpu_set_trap Tracked-On: #8844 Signed-off-by: Yi Y Sun <yi.y.sun@intel.com> Signed-off-by: Jian Jun Chen <jian.jun.chen@intel.com> Acked-by: Wang Yu1 <yu1.wang@intel.com>
ACRN Hypervisor ############### The open source `Project ACRN`_ defines a device hypervisor reference stack and an architecture for running multiple software subsystems, managed securely, on a consolidated system by means of a virtual machine manager. It also defines a reference framework implementation for virtual device emulation, called the "ACRN Device Model". The ACRN Hypervisor is a Type 1 reference hypervisor stack, running directly on the bare-metal hardware, and is suitable for a variety of IoT and embedded device solutions. The ACRN hypervisor addresses the gap that currently exists between datacenter hypervisors, and hard partitioning hypervisors. The ACRN hypervisor architecture partitions the system into different functional domains, with carefully selected guest OS sharing optimizations for IoT and embedded devices. You can find out more about Project ACRN on the `Project ACRN documentation`_ website. .. _`Project ACRN`: https://projectacrn.org .. _`ACRN Hypervisor`: https://github.com/projectacrn/acrn-hypervisor .. _`Project ACRN documentation`: https://projectacrn.github.io/