.. |
assign.c
|
hv: check if the IRQ is intended for a single destination vCPU
|
2020-04-16 13:47:23 +08:00 |
ept.c
|
hv: add lock for ept add/modify/del
|
2020-04-15 08:36:46 +08:00 |
guest_memory.c
|
hv: rename the ACRN_DBG_XXX
|
2020-01-14 10:21:23 +08:00 |
hyperv.c
|
hv: rename the ACRN_DBG_XXX
|
2020-01-14 10:21:23 +08:00 |
instr_emul.c
|
hv: instr_emul: use cs segment when fetching instructions
|
2019-11-11 13:55:24 +08:00 |
pm.c
|
hv:Rename two VM states
|
2020-03-13 10:34:29 +08:00 |
trusty.c
|
hv: support xsave in context switch
|
2019-12-02 09:31:12 +08:00 |
ucode.c
|
hv:cleanup header file for guest folder
|
2019-02-21 10:38:30 +08:00 |
vcpu.c
|
hv: maintain a per-pCPU array of vCPUs and handle posted interrupt IRQs
|
2020-04-16 13:47:23 +08:00 |
vcpuid.c
|
hv: cpuid: expose PCID related capabilities to VMs
|
2020-01-02 10:47:34 +08:00 |
ve820.c
|
HV: fix wrong gpa start of hpa2 in ve820.c
|
2020-04-17 13:46:12 +08:00 |
virq.c
|
hv: Wake up vCPU for interrupts from vPIC
|
2020-04-21 09:45:29 +08:00 |
virtual_cr.c
|
hv: cr: handle control registers related to PCID
|
2020-01-02 10:47:34 +08:00 |
vlapic_priv.h
|
hv: add ops to vlapic structure
|
2019-07-19 16:47:06 +08:00 |
vlapic.c
|
hv: define posted interrupt IRQs/vectors
|
2020-04-16 13:47:23 +08:00 |
vm_reset.c
|
hv:Rename two VM states
|
2020-03-13 10:34:29 +08:00 |
vm.c
|
hv: add function to check if using posted interrupt is possible for vm
|
2020-04-16 13:47:23 +08:00 |
vmcall.c
|
hv: vPCI: remove passthrough PCI device unuse code
|
2020-02-24 16:17:38 +08:00 |
vmcs.c
|
hv: define posted interrupt IRQs/vectors
|
2020-04-16 13:47:23 +08:00 |
vmexit.c
|
hv: HLT emulation in hypervisor
|
2020-01-07 11:23:32 +08:00 |
vmsr.c
|
HV: CAT: support cache allocation for each vcpu
|
2020-04-10 16:11:42 +08:00 |
vmtrr.c
|
hv: refine 'uint64_t' string print format in x86 moudle
|
2019-11-09 11:42:38 +08:00 |
vmx_asm.S
|
hv:remove some unnecessary includes
|
2019-05-07 09:10:13 +08:00 |
vmx_io.c
|
hv: rename BOOT_CPU_ID to BSP_CPU_ID
|
2020-02-25 09:08:14 +08:00 |