mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-05-14 19:30:27 +00:00
3c384a489c
On hybrid platform(e.g. ADL), there may be multiple instances of same level caches for different type of processors, The current design only supports one global `rdt_info` for each RDT resource type. In order to support hybrid platform, this patch introduce `rdt_ins` to represents the "instance". Also, the number of `rdt_info` is dynamically generated by config-tool to match with physical board. Tracked-On: projectacrn#6690 Signed-off-by: Tw <wei.tan@intel.com> Acked-by: Eddie Dong <eddie.dong@Intel.com>
62 lines
1.7 KiB
C
62 lines
1.7 KiB
C
/*
|
|
* Copyright (C) 2020 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#ifndef RDT_H
|
|
#define RDT_H
|
|
|
|
enum {
|
|
RDT_RESOURCE_L3,
|
|
RDT_RESOURCE_L2,
|
|
RDT_RESOURCE_MBA,
|
|
|
|
/* Must be the last */
|
|
RDT_NUM_RESOURCES,
|
|
};
|
|
|
|
#define RDT_RESID_L3 1U
|
|
#define RDT_RESID_L2 2U
|
|
#define RDT_RESID_MBA 3U
|
|
|
|
extern const uint16_t hv_clos;
|
|
|
|
/* The instance of one RES_ID */
|
|
struct rdt_ins {
|
|
union {
|
|
struct {
|
|
uint32_t bitmask; /* A bitmask where each set bit indicates the corresponding cache way
|
|
may be used by other entities in the platform (e.g. GPU) */
|
|
uint16_t cbm_len; /* Length of Cache mask in bits */
|
|
bool is_cdp_enabled; /* True if support CDP */
|
|
} cache;
|
|
struct rdt_membw {
|
|
uint16_t mba_max; /* Max MBA delay throttling value supported */
|
|
bool delay_linear; /* True if memory B/W delay is in linear scale */
|
|
} membw;
|
|
} res;
|
|
uint16_t num_closids; /* Number of CLOSIDs available, 0 indicates resource is not supported.*/
|
|
|
|
uint32_t num_clos_config; /* Number of element in clos_config_array */
|
|
union clos_config *clos_config_array;
|
|
uint64_t cpu_mask; /* the CPUs this RDT applies */
|
|
};
|
|
|
|
/* The intel Resource Director Tech(RDT) based Allocation Tech support */
|
|
struct rdt_type {
|
|
uint32_t res_id; /* RDT_RESID_L3/RDT_RESID_L2/RDT_RESID_MBA */
|
|
uint32_t msr_qos_cfg; /* MSR addr to IA32_L3/L2_QOS_CFG */
|
|
uint32_t msr_base; /* MSR base to program clos value */
|
|
|
|
uint32_t num_ins; /* Number of element in ins_array */
|
|
struct rdt_ins *ins_array;
|
|
};
|
|
|
|
void setup_clos(uint16_t pcpu_id);
|
|
uint64_t clos2pqr_msr(uint16_t clos);
|
|
bool is_platform_rdt_capable(void);
|
|
const struct rdt_ins *get_rdt_res_ins(int res, uint16_t pcpu_id);
|
|
|
|
#endif /* RDT_H */
|