Files
acrn-hypervisor/hypervisor/include/arch/riscv/asm/timer.h
Haicheng Li f6bf0b809d risc-v: initial timer codes
This patch implements risc-v specific timer codes. Basically,
risc-v adapts to acrn timer framework with some specific
behaviors. So far, it enables sstc support in h-mode.

Tracked-On: #8792
Signed-off-by: Haicheng Li <haicheng.li@outlook.com>
Co-developed-by: Yong Li <yong.li@intel.com>
Signed-off-by: Yong Li <yong.li@intel.com>
Co-developed-by: Yi Y Sun <yi.y.sun@intel.com>
Signed-off-by: Yi Y Sun <yi.y.sun@intel.com>
Acked-by: Wang, Yu1 <yu1.wang@intel.com>
2025-09-17 08:55:12 +08:00

23 lines
517 B
C

/*
* Copyright (C) 2023-2024 Intel Corporation. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*
* Authors:
* Haicheng Li <haicheng.li@intel.com>
*/
#ifndef __RISCV_TIMER_H__
#define __RISCV_TIMER_H__
#include <timer.h>
/* FIXME:
* This header file might be removed once irq multi-arch framework refine work is done.
* Afther that, the timer_irq_handler will be registered as irq handler when executing
* request_irq().
*/
void timer_irq_handler(void);
#endif /* __RISCV_TIMER_H__ */