mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-11-14 19:02:02 +00:00
e5831fec1e
The following pcpu related interfaces are moved into common: - common/cpu.c::start_pcpus - include/common/cpu.h::get_pcpu_id - include/common/cpu.h::set_current_pcpu_id Their arch specific implementations are moved into arch/$(ARCH): - arch/$(ARCH)/cpu.c::arch_start_pcpu - include/arch/$(ARCH)/asm/cpu.h::arch_get_pcpu_id - include/arch/$(ARCH)/asm/cpu.h::arch_set_current_pcpu_id The following interface is moved into common: - pcpu_set_current_state (from arch/x86/cpu.c -> common/cpu.c) The following MACROs are moved into include/common/cpu.h: - CPU_UP_TIMEOUT - CPU_DOWN_TIMEOUT - BSP_CPU_ID - INVALID_CPU_ID Tracked-On: #8791 Signed-off-by: Jian Jun Chen <jian.jun.chen@intel.com> Acked-by: Wang, Yu1 <yu1.wang@intel.com>
51 lines
1.1 KiB
C
51 lines
1.1 KiB
C
/*
|
|
* Copyright (C) 2021 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <types.h>
|
|
#include <softirq.h>
|
|
#include <irq.h>
|
|
#include <logmsg.h>
|
|
#include <timer.h>
|
|
#include <cpu.h>
|
|
#include <asm/msr.h>
|
|
#include <asm/irq.h>
|
|
#include <asm/apicreg.h>
|
|
|
|
/* run in interrupt context */
|
|
static void timer_expired_handler(__unused uint32_t irq, __unused void *data)
|
|
{
|
|
fire_softirq(SOFTIRQ_TIMER);
|
|
}
|
|
|
|
void arch_set_timer_count(uint64_t cnt)
|
|
{
|
|
msr_write(MSR_IA32_TSC_DEADLINE, cnt);
|
|
}
|
|
|
|
void arch_init_timer(void)
|
|
{
|
|
int32_t retval = 0;
|
|
|
|
if (get_pcpu_id() == BSP_CPU_ID) {
|
|
retval = request_irq(TIMER_IRQ, timer_expired_handler, NULL, IRQF_NONE);
|
|
if (retval < 0) {
|
|
pr_err("Timer setup failed");
|
|
}
|
|
}
|
|
|
|
if (retval >= 0) {
|
|
uint32_t val = TIMER_VECTOR;
|
|
val |= APIC_LVTT_TM_TSCDLT; /* TSC deadline and unmask */
|
|
msr_write(MSR_IA32_EXT_APIC_LVT_TIMER, val);
|
|
/* SDM 10.5.4.1: In x2APIC mode, the processor ensures the
|
|
ordering of this write and any subsequent WRMSR to the
|
|
deadline; no fencing is required. */
|
|
|
|
/* disarm timer */
|
|
msr_write(MSR_IA32_TSC_DEADLINE, 0UL);
|
|
}
|
|
}
|