Files
acrn-hypervisor/hypervisor/arch/x86
Yan, Like f15a3600ec hv: fix tsc_deadline correctness issue
Fix tsc_deadline issue by trapping TSC_DEADLINE msr write if VMX_TSC_OFFSET is not 0.
Because there is an assupmtion in the ACRN vART design that pTSC_Adjust and vTSC_Adjust are
both 0.
We can leave the TSC_DEADLINE write pass-through without correctness issue becuase there is
no offset between the pTSC and vTSC, and there is no write to vTSC or vTSC_Adjust write observed
in the RTOS so far.
This commit fix the potential correctness issue, but the RT performance will be badly affected
if vTSC or vTSC_Adjust was not zero, which we will address if such case happened.

Tracked-On: #3636
Signed-off-by: Yan, Like <like.yan@intel.com>
Acked-by: Eddie Dong <eddie.dong@intel.com>
2019-09-05 09:58:16 +08:00
..
2019-05-07 09:10:13 +08:00
2019-06-14 14:22:51 +08:00
2019-05-07 09:10:13 +08:00
2019-02-22 13:14:36 +08:00
2019-07-17 13:48:00 +08:00
2019-08-29 12:41:53 +08:00
2019-05-07 09:10:13 +08:00