mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-06-05 13:42:07 +00:00
To reduce the call to dynamic memory allocation, the patch tries to alloate memroy together with hypervisor when hypervisor is being relocated by efi stub code. The memory allocated will be right at the end of HV memory. Three structs will be done in this way: 1) boot_ctx, which saves EFI boot state and is passed to SOS; 2) multiboot_info, faked multi-boot header for passing boot info to hypervisor; and 3) multiboot_mmap, e820 mmap structure. after this, the EFI stub code (which boot hypervisor) will only have 3 to dynamic memory: 1. the call for hv binary and the 3 struct; 2. the call to CPU boot trampoline code; 3. the call to alloc mmap buf when inquery memory layout from UEFI FW; Tracked-On:#1260 Signed-off-by: Chaohong Guo <chaohong.guo@intel.com> Reviewed-by: Jason Chen <jason.cj.chen@intel.com> Reviewed-by: Anthony Xu <Anthony.Xu@intel.com> Reviewed-by: Eddie Dong <Eddid.Dong@intel.com> Acked-by: Gen Zheng <gen.zheng@intel.com>
159 lines
5.3 KiB
C
159 lines
5.3 KiB
C
/*
|
|
* Copyright (c) 2011, Intel Corporation
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions
|
|
* are met:
|
|
*
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer
|
|
* in the documentation and/or other materials provided with the
|
|
* distribution.
|
|
* * Neither the name of Intel Corporation nor the names of its
|
|
* contributors may be used to endorse or promote products
|
|
* derived from this software without specific prior written
|
|
* permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
|
|
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
|
|
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
|
|
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
|
|
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
|
|
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
|
|
* OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __ACRNBOOT_H__
|
|
#define __ACRNBOOT_H__
|
|
|
|
#include "multiboot.h"
|
|
|
|
#define E820_RAM 1
|
|
#define E820_RESERVED 2
|
|
#define E820_ACPI 3
|
|
#define E820_NVS 4
|
|
#define E820_UNUSABLE 5
|
|
|
|
#define ERROR_STRING_LENGTH 32
|
|
#define EFI_LOADER_SIGNATURE "EL64"
|
|
|
|
#define ACPI_XSDT_ENTRY_SIZE (sizeof(UINT64))
|
|
#define ACPI_NAME_SIZE 4
|
|
#define ACPI_OEM_ID_SIZE 6
|
|
#define ACPI_OEM_TABLE_ID_SIZE 8
|
|
|
|
#define MSR_IA32_PAT 0x00000277 /* PAT */
|
|
#define MSR_IA32_EFER 0xC0000080
|
|
#define MSR_IA32_FS_BASE 0xC0000100U
|
|
#define MSR_IA32_GS_BASE 0xC0000101
|
|
#define MSR_IA32_SYSENTER_ESP 0x00000175 /* ESP for sysenter */
|
|
#define MSR_IA32_SYSENTER_EIP 0x00000176 /* EIP for sysenter */
|
|
|
|
/* Read MSR */
|
|
#define CPU_MSR_READ(reg, msr_val_ptr) \
|
|
{ \
|
|
uint32_t msrl, msrh; \
|
|
asm volatile ("rdmsr" : "=a"(msrl), \
|
|
"=d"(msrh) : "c" (reg)); \
|
|
*msr_val_ptr = ((uint64_t)msrh<<32) | msrl; \
|
|
}
|
|
|
|
EFI_STATUS get_pe_section(CHAR8 *base, char *section, UINTN *vaddr, UINTN *size);
|
|
typedef void(*hv_func)(int, struct multiboot_info*);
|
|
|
|
/*
|
|
* We allocate memory for the following struct together with hyperivosr itself
|
|
* memory allocation during boot.
|
|
*/
|
|
#define MBOOT_MMAP_NUMS 128
|
|
#define MBOOT_MMAP_SIZE (sizeof(struct multiboot_mmap) * MBOOT_MMAP_NUMS)
|
|
#define MBOOT_INFO_SIZE (sizeof(struct multiboot_info))
|
|
#define BOOT_CTX_SIZE (sizeof(struct boot_ctx))
|
|
#define HV_RUNTIME_MEM_SIZE \
|
|
(CONFIG_RAM_SIZE + MBOOT_MMAP_SIZE + MBOOT_INFO_SIZE + BOOT_CTX_SIZE)
|
|
#define MBOOT_MMAP_PTR(addr) \
|
|
((struct multiboot_mmap *)((VOID *)addr + CONFIG_RAM_SIZE))
|
|
#define MBOOT_INFO_PTR(addr) ((struct multiboot_info *) \
|
|
((VOID *)addr + CONFIG_RAM_SIZE + MBOOT_MMAP_SIZE))
|
|
#define BOOT_CTX_PTR(addr) ((struct boot_ctx *) \
|
|
((VOID *)addr + CONFIG_RAM_SIZE + MBOOT_MMAP_SIZE + MBOOT_INFO_SIZE))
|
|
|
|
|
|
struct efi_info {
|
|
UINT32 efi_loader_signature;
|
|
UINT32 efi_systab;
|
|
UINT32 efi_memdesc_size;
|
|
UINT32 efi_memdesc_version;
|
|
UINT32 efi_memmap;
|
|
UINT32 efi_memmap_size;
|
|
UINT32 efi_systab_hi;
|
|
UINT32 efi_memmap_hi;
|
|
};
|
|
|
|
struct e820_entry {
|
|
UINT64 addr; /* start of memory segment */
|
|
UINT64 size; /* size of memory segment */
|
|
UINT32 type; /* type of memory segment */
|
|
} __attribute__((packed));
|
|
|
|
struct acpi_table_rsdp {
|
|
/* ACPI signature, contains "RSD PTR " */
|
|
char signature[8];
|
|
/* ACPI 1.0 checksum */
|
|
UINT8 checksum;
|
|
/* OEM identification */
|
|
char oem_id[ACPI_OEM_ID_SIZE];
|
|
/* Must be (0) for ACPI 1.0 or (2) for ACPI 2.0+ */
|
|
UINT8 revision;
|
|
/* 32-bit physical address of the RSDT */
|
|
UINT32 rsdt_physical_address;
|
|
/* Table length in bytes, including header (ACPI 2.0+) */
|
|
UINT32 length;
|
|
/* 64-bit physical address of the XSDT (ACPI 2.0+) */
|
|
UINT64 xsdt_physical_address;
|
|
/* Checksum of entire table (ACPI 2.0+) */
|
|
UINT8 extended_checksum;
|
|
/* Reserved, must be zero */
|
|
UINT8 reserved[3];
|
|
};
|
|
|
|
struct acpi_table_header {
|
|
/* ASCII table signature */
|
|
char signature[ACPI_NAME_SIZE];
|
|
/* Length of table in bytes, including this header */
|
|
UINT32 length;
|
|
/* ACPI Specification minor version number */
|
|
UINT8 revision;
|
|
/* To make sum of entire table == 0 */
|
|
UINT8 checksum;
|
|
/* ASCII OEM identification */
|
|
char oem_id[ACPI_OEM_ID_SIZE];
|
|
/* ASCII OEM table identification */
|
|
char oem_table_id[ACPI_OEM_TABLE_ID_SIZE];
|
|
/* OEM revision number */
|
|
UINT32 oem_revision;
|
|
/* ASCII ASL compiler vendor ID */
|
|
char asl_compiler_id[ACPI_NAME_SIZE];
|
|
/* ASL compiler version */
|
|
UINT32 asl_compiler_revision;
|
|
};
|
|
|
|
static inline uint64_t
|
|
msr_read(uint32_t reg_num)
|
|
{
|
|
uint64_t msr_val;
|
|
|
|
CPU_MSR_READ(reg_num, &msr_val);
|
|
return msr_val;
|
|
}
|
|
|
|
#endif
|