mirror of
https://github.com/pciutils/pciids.git
synced 2025-07-10 13:03:13 +00:00
New snapshot generated
This commit is contained in:
parent
cfe33909f2
commit
dfddb65c48
7
pci.ids
7
pci.ids
@ -1,8 +1,8 @@
|
||||
#
|
||||
# List of PCI ID's
|
||||
#
|
||||
# Version: 2019.09.01
|
||||
# Date: 2019-09-01 03:15:02
|
||||
# Version: 2019.09.03
|
||||
# Date: 2019-09-03 03:15:02
|
||||
#
|
||||
# Maintained by Albert Pool, Martin Mares, and other volunteers from
|
||||
# the PCI ID Project at https://pci-ids.ucw.cz/.
|
||||
@ -25481,7 +25481,7 @@
|
||||
190f Xeon E3-1200 v5/E3-1500 v5/6th Gen Core Processor Host Bridge/DRAM Registers
|
||||
1910 Xeon E3-1200 v5/E3-1500 v5/6th Gen Core Processor Host Bridge/DRAM Registers
|
||||
1028 06e4 XPS 15 9550
|
||||
1911 Xeon E3-1200 v5/v6 / E3-1500 v5 / 6th/7th Gen Core Processor Gaussian Mixture Model
|
||||
1911 Xeon E3-1200 v5/v6 / E3-1500 v5 / 6th/7th/8th Gen Core Processor Gaussian Mixture Model
|
||||
17aa 2247 ThinkPad T570
|
||||
17aa 224f ThinkPad X1 Carbon 5th Gen
|
||||
17aa 225d ThinkPad T480
|
||||
@ -30789,6 +30789,7 @@
|
||||
a304 H370 Chipset LPC/eSPI Controller
|
||||
a305 Z390 Chipset LPC/eSPI Controller
|
||||
a306 Q370 Chipset LPC/eSPI Controller
|
||||
a309 Cannon Point-LP LPC Controller
|
||||
a30c QM370 Chipset LPC/eSPI Controller
|
||||
a323 Cannon Lake PCH SMBus Controller
|
||||
a324 Cannon Lake PCH SPI Controller
|
||||
|
Loading…
Reference in New Issue
Block a user