mirror of
https://github.com/pciutils/pciids.git
synced 2025-06-27 06:57:01 +00:00
New snapshot generated
This commit is contained in:
parent
4e947e41df
commit
e0557a23b8
6
pci.ids
6
pci.ids
@ -1,8 +1,8 @@
|
|||||||
#
|
#
|
||||||
# List of PCI ID's
|
# List of PCI ID's
|
||||||
#
|
#
|
||||||
# Version: 2021.12.25
|
# Version: 2021.12.28
|
||||||
# Date: 2021-12-25 03:15:02
|
# Date: 2021-12-28 03:15:02
|
||||||
#
|
#
|
||||||
# Maintained by Albert Pool, Martin Mares, and other volunteers from
|
# Maintained by Albert Pool, Martin Mares, and other volunteers from
|
||||||
# the PCI ID Project at https://pci-ids.ucw.cz/.
|
# the PCI ID Project at https://pci-ids.ucw.cz/.
|
||||||
@ -32010,8 +32010,10 @@
|
|||||||
8086 02a4 Wireless-AC 9462
|
8086 02a4 Wireless-AC 9462
|
||||||
444e Turbo Memory Controller
|
444e Turbo Memory Controller
|
||||||
460d 12th Gen Core Processor PCI Express x16 Controller #1
|
460d 12th Gen Core Processor PCI Express x16 Controller #1
|
||||||
|
461d Alder Lake Innovation Platform Framework Processor Participant
|
||||||
461e Alder Lake-P Thunderbolt 4 USB Controller
|
461e Alder Lake-P Thunderbolt 4 USB Controller
|
||||||
461f Alder Lake-P Thunderbolt 4 PCI Express Root Port #3
|
461f Alder Lake-P Thunderbolt 4 PCI Express Root Port #3
|
||||||
|
4626 Alder Lake-P Integrated Graphics Controller
|
||||||
4629 12th Gen Core Processor Host Bridge/DRAM Registers
|
4629 12th Gen Core Processor Host Bridge/DRAM Registers
|
||||||
462f Alder Lake-P Thunderbolt 4 PCI Express Root Port #2
|
462f Alder Lake-P Thunderbolt 4 PCI Express Root Port #2
|
||||||
463d 12th Gen Core Processor PCI Express x4 Controller #2
|
463d 12th Gen Core Processor PCI Express x4 Controller #2
|
||||||
|
Loading…
Reference in New Issue
Block a user