github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-09-04 10:25:00 +00:00
Code Issues Projects Releases Wiki Activity

hv: initialize BARs of ivshmem device

Browse Source 
ivshmem device supports two BARs, BAR 0 is used for inter-VM
notification mechanism, BAR 2 is used to provide shared memory
base address and size.

v4: check if the return value of get_shm_region function is NULL

v5: 1) change get_shm_region to find_shm_region
    2) add print log when ivshmem device doesn't find memory region

Tracked-On: #4853

Signed-off-by: Yuan Liu <yuan1.liu@intel.com>
Acked-by: Eddie Dong <eddie.dong@intel.com>
This commit is contained in:
Yuan Liu
2020-08-14 12:11:22 +08:00
committed by wenlingz
parent c26ae8c420
commit 24fe34630d
1 changed files with 66 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

66
hypervisor/dm/vpci/ivshmem.c
View File

@@ -10,6 +10,7 @@
#include <ept.h> #include <ept.h>
#include <logmsg.h> #include <logmsg.h>
#include <ivshmem.h> #include <ivshmem.h>
#include <ivshmem_cfg.h>
#include "vpci_priv.h" #include "vpci_priv.h"
/* config space of ivshmem device */ /* config space of ivshmem device */
@@ -18,6 +19,10 @@
#define IVSHMEM_CLASS 0x05U #define IVSHMEM_CLASS 0x05U
#define IVSHMEM_REV 0x01U #define IVSHMEM_REV 0x01U
/* ivshmem device only supports bar0 and bar2 */
#define IVSHMEM_MMIO_BAR 0U
#define IVSHMEM_SHM_BAR 2U
/* IVSHMEM_SHM_SIZE is provided by offline tool */ /* IVSHMEM_SHM_SIZE is provided by offline tool */
static uint8_t ivshmem_base[IVSHMEM_SHM_SIZE] __aligned(PDE_SIZE); static uint8_t ivshmem_base[IVSHMEM_SHM_SIZE] __aligned(PDE_SIZE);
@@ -32,6 +37,21 @@ void init_ivshmem_shared_memory()
} }
} }
/*
* @pre name != NULL
*/
static struct ivshmem_shm_region *find_shm_region(const char *name)
{
uint32_t i, num = ARRAY_SIZE(mem_regions);
for (i = 0U; i < num; i++) {
if (strncmp(name, mem_regions[i].name, sizeof(mem_regions[0].name)) == 0) {
break;
}
}
return ((i < num) ? &mem_regions[i] : NULL);
}
static int32_t read_ivshmem_vdev_cfg(const struct pci_vdev *vdev, uint32_t offset, uint32_t bytes, uint32_t *val) static int32_t read_ivshmem_vdev_cfg(const struct pci_vdev *vdev, uint32_t offset, uint32_t bytes, uint32_t *val)
{ {
/* Implementation in next patch */ /* Implementation in next patch */
@@ -51,6 +71,47 @@ static int32_t write_ivshmem_vdev_cfg(struct pci_vdev *vdev, uint32_t offset, ui
(void) val; (void) val;
return 0; return 0;
} }
/*
* @pre vdev != NULL
* @pre bar_idx < PCI_BAR_COUNT
*/
static void init_ivshmem_bar(struct pci_vdev *vdev, uint32_t bar_idx)
{
struct pci_vbar *vbar;
enum pci_bar_type type;
uint64_t addr, mask, size = 0UL;
struct acrn_vm_pci_dev_config *dev_config = vdev->pci_dev_config;
addr = dev_config->vbar_base[bar_idx];
type = pci_get_bar_type((uint32_t) addr);
mask = (type == PCIBAR_IO_SPACE) ? PCI_BASE_ADDRESS_IO_MASK : PCI_BASE_ADDRESS_MEM_MASK;
vbar = &vdev->vbars[bar_idx];
vbar->type = type;
if (bar_idx == IVSHMEM_SHM_BAR) {
struct ivshmem_shm_region *region = find_shm_region(dev_config->shm_region_name);
if (region != NULL) {
size = region->size;
vbar->base_hpa = region->hpa;
} else {
pr_err("%s ivshmem device %x:%x.%x has no memory region\n",
__func__, vdev->bdf.bits.b, vdev->bdf.bits.d, vdev->bdf.bits.f);
}
} else if (bar_idx == IVSHMEM_MMIO_BAR) {
size = 0x100UL;
}
if (size != 0UL) {
vbar->size = size;
vbar->mask = (uint32_t) (~(size - 1UL));
vbar->fixed = (uint32_t) (addr & (~mask));
pci_vdev_write_vbar(vdev, bar_idx, (uint32_t) addr);
if (type == PCIBAR_MEM64) {
vbar = &vdev->vbars[bar_idx + 1U];
vbar->type = PCIBAR_MEM64HI;
vbar->mask = (uint32_t) ((~(size - 1UL)) >> 32U);
pci_vdev_write_vbar(vdev, (bar_idx + 1U), ((uint32_t)(addr >> 32U)));
}
}
}
static void init_ivshmem_vdev(struct pci_vdev *vdev) static void init_ivshmem_vdev(struct pci_vdev *vdev)
{ {
@@ -60,6 +121,11 @@ static void init_ivshmem_vdev(struct pci_vdev *vdev)
pci_vdev_write_vcfg(vdev, PCIR_REVID, 1U, IVSHMEM_REV); pci_vdev_write_vcfg(vdev, PCIR_REVID, 1U, IVSHMEM_REV);
pci_vdev_write_vcfg(vdev, PCIR_CLASS, 1U, IVSHMEM_CLASS); pci_vdev_write_vcfg(vdev, PCIR_CLASS, 1U, IVSHMEM_CLASS);
/* initialize ivshmem bars */
vdev->nr_bars = PCI_BAR_COUNT;
init_ivshmem_bar(vdev, IVSHMEM_MMIO_BAR);
init_ivshmem_bar(vdev, IVSHMEM_SHM_BAR);
vdev->user = vdev; vdev->user = vdev;
} }