github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-06-19 12:12:16 +00:00
Code Issues Projects Releases Wiki Activity

HV: add board specific cpu state table to support Px Cx

Browse Source 
Currently the Px Cx supported SoCs which listed in cpu_state_tbl.c is limited,
and it is not a wise option to build a huge state table data base to support
Px/Cx for other SoCs. This patch give a alternative solution that build a board
specific cpu state table in board.c which could be auto-generated by offline
tool, then the CPU Px/Cx of customer board could be enabled;

Hypervisor will search the cpu state table in cpu_state_tbl[] first, if not
found then go check board_cpu_state_tbl. If no matched cpu state table is found
then Px/Cx will not be supported;

Tracked-On: #3477

Signed-off-by: Victor Sun <victor.sun@intel.com>
This commit is contained in:
Victor Sun 2019-07-25 15:00:51 +08:00 committed by wenlingz
parent cd3b8ed7f1
commit 555a03db99
9 changed files with 48 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
hypervisor/arch/x86/configs/apl-mrb/board.c
View File

@ -8,3 +8,4 @@
struct platform_clos_info platform_clos_array[0];
uint16_t platform_clos_num = 0;
const struct cpu_state_table board_cpu_state_tbl;

2
hypervisor/arch/x86/configs/apl-up2/board.c
View File

@ -27,3 +27,5 @@ struct platform_clos_info platform_clos_array[4] = {
};
uint16_t platform_clos_num = (uint16_t)(sizeof(platform_clos_array)/sizeof(struct platform_clos_info));
const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/dnv-cb2/board.c
View File

@ -8,3 +8,4 @@
struct platform_clos_info platform_clos_array[0];
uint16_t platform_clos_num = 0;
const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/generic/board.c
View File

@ -8,3 +8,4 @@
struct platform_clos_info platform_clos_array[0];
uint16_t platform_clos_num = 0;
const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/nuc6cayh/board.c
View File

@ -8,3 +8,4 @@
struct platform_clos_info platform_clos_array[0];
uint16_t platform_clos_num = 0;
const struct cpu_state_table board_cpu_state_tbl;

1
hypervisor/arch/x86/configs/nuc7i7dnb/board.c
View File

@ -8,3 +8,4 @@
struct platform_clos_info platform_clos_array[0];
uint16_t platform_clos_num = 0;
const struct cpu_state_table board_cpu_state_tbl;

60
hypervisor/arch/x86/cpu_state_tbl.c
View File

@ -9,6 +9,7 @@
#include <acrn_common.h>
#include <host_pm.h>
#include <cpu_caps.h>
#include <board.h>
/* The table includes cpu px info of Intel A3960 SoC */
static const struct cpu_px_data px_a3960[17] = {
@ -104,10 +105,7 @@ static const struct cpu_cx_data cx_i78650[3] = {
{{SPACE_SYSTEM_IO, 0x8U, 0U, 0U, 0x1819UL}, 0x3U, 0x40AU, 0UL} /* C3 */
};
static const struct cpu_state_table {
char model_name[64];
struct cpu_state_info state_info;
} cpu_state_tbl[5] = {
static const struct cpu_state_table cpu_state_tbl[5] = {
{"Intel(R) Atom(TM) Processor A3960 @ 1.90GHz",
{(uint8_t)ARRAY_SIZE(px_a3960), px_a3960,
(uint8_t)ARRAY_SIZE(cx_bxt), cx_bxt}
@ -155,10 +153,33 @@ struct cpu_state_info *get_cpu_pm_state_info(void)
return &cpu_pm_state_info;
}
static void load_cpu_state_info(const struct cpu_state_info *state_info)
{
if ((state_info->px_cnt != 0U) && (state_info->px_data != NULL)) {
if (state_info->px_cnt > MAX_PSTATE) {
cpu_pm_state_info.px_cnt = MAX_PSTATE;
} else {
cpu_pm_state_info.px_cnt = state_info->px_cnt;
}
cpu_pm_state_info.px_data = state_info->px_data;
}
if ((state_info->cx_cnt != 0U) && (state_info->cx_data != NULL)) {
if (state_info->cx_cnt > MAX_CX_ENTRY) {
cpu_pm_state_info.cx_cnt = MAX_CX_ENTRY;
} else {
cpu_pm_state_info.cx_cnt = state_info->cx_cnt;
}
cpu_pm_state_info.cx_data = state_info->cx_data;
}
}
void load_pcpu_state_data(void)
{
int32_t tbl_idx;
const struct cpu_state_info *state_info;
const struct cpu_state_info *state_info = NULL;
struct cpuinfo_x86 *cpu_info = get_pcpu_info();
(void)memset(&cpu_pm_state_info, 0U, sizeof(struct cpu_state_info));
@ -166,28 +187,15 @@ void load_pcpu_state_data(void)
tbl_idx = get_state_tbl_idx(cpu_info->model_name);
if (tbl_idx >= 0) {
/* The state table is found. */
/* The cpu state table is found at global cpu_state_tbl[]. */
state_info = &(cpu_state_tbl + tbl_idx)->state_info;
if ((state_info->px_cnt != 0U) && (state_info->px_data != NULL)) {
if (state_info->px_cnt > MAX_PSTATE) {
cpu_pm_state_info.px_cnt = MAX_PSTATE;
} else {
cpu_pm_state_info.px_cnt = state_info->px_cnt;
}
cpu_pm_state_info.px_data = state_info->px_data;
}
if ((state_info->cx_cnt != 0U) && (state_info->cx_data != NULL)) {
if (state_info->cx_cnt > MAX_CX_ENTRY) {
cpu_pm_state_info.cx_cnt = MAX_CX_ENTRY;
} else {
cpu_pm_state_info.cx_cnt = state_info->cx_cnt;
}
cpu_pm_state_info.cx_data = state_info->cx_data;
} else {
/* check whether board.c has a valid cpu state table which generated by offline tool */
if (strcmp((board_cpu_state_tbl.model_name), cpu_info->model_name) == 0) {
state_info = &board_cpu_state_tbl.state_info;
}
}
if (state_info != NULL) {
load_cpu_state_info(state_info);
}
}

2
hypervisor/include/arch/x86/board.h
View File

@ -7,6 +7,7 @@
#define BOARD_H
#include <types.h>
#include <host_pm.h>
/* forward declarations */
struct acrn_vm;
@ -18,6 +19,7 @@ struct platform_clos_info {
extern struct platform_clos_info platform_clos_array[];
extern uint16_t platform_clos_num;
extern const struct cpu_state_table board_cpu_state_tbl;
/* board specific functions */
void create_prelaunched_vm_e820(struct acrn_vm *vm);

5
hypervisor/include/arch/x86/host_pm.h
View File

@ -19,6 +19,11 @@ struct cpu_state_info {
const struct cpu_cx_data *cx_data;
};
struct cpu_state_table {
char model_name[64];
struct cpu_state_info state_info;
};
struct pm_s_state_data *get_host_sstate_data(void);
void host_enter_s3(struct pm_s_state_data *sstate_data, uint32_t pm1a_cnt_val, uint32_t pm1b_cnt_val);
extern void asm_enter_s3(struct pm_s_state_data *sstate_data, uint32_t pm1a_cnt_val, uint32_t pm1b_cnt_val);