github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-06-26 07:21:37 +00:00
Code Issues Projects Releases Wiki Activity

hv: virq: refine vcpu_inject_hi_exception()

Browse Source 
The MISRA-C Standards suggests use brackets to clarify the precedence
order of logical conjunctions.

Tracked-On: #861
Acked-by: Eddie Dong <eddie.dong@intel.com>
Signed-off-by: Tao Yuhong <yuhong.tao@intel.com>
This commit is contained in:
yuhong.tao@intel.com 2018-12-19 23:46:21 +08:00 committed by wenlingz
parent 3bfa695565
commit 88a7d8b2cc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
hypervisor/arch/x86/virq.c
View File

@ -253,7 +253,7 @@ static int32_t vcpu_inject_hi_exception(struct acrn_vcpu *vcpu)
uint32_t vector = vcpu->arch.exception_info.exception; uint32_t vector = vcpu->arch.exception_info.exception;
int32_t ret; int32_t ret;
if (vector == IDT_MC || vector == IDT_BP || vector == IDT_DB) { if ((vector == IDT_MC) || (vector == IDT_BP) || (vector == IDT_DB)) {
vcpu_inject_exception(vcpu, vector); vcpu_inject_exception(vcpu, vector);
ret = 1; ret = 1;
} else { } else {