github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-06-24 06:29:19 +00:00
Code Issues Projects Releases Wiki Activity

config-tools: add MSI-X capability

Browse Source 
Add the MSI-X capability structure nodes under <capability
id="MSI-X"> in board.xml.
Example:
  <capability id="MSI-X">
    <table_size>16</table_size>
    <table_bir>1</table_bir>
    <table_offset>0x1000000</table_offset>
    <pba_bir>1</pba_bir>
    <pba_offset>0x0</pba_offset>
  </capability>

Fix the MSI <count> nodes when there is only one vector.

Tracked-On: #6235
Signed-off-by: Yang,Yu-chu <yu-chu.yang@intel.com>
This commit is contained in:
Yang,Yu-chu 2021-06-15 15:43:00 -07:00 committed by wenlingz
parent 86f9cda177
commit 987216fef0
2 changed files with 16 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
misc/config_tools/board_inspector/extractors/60-pci.py
View File

@ -24,9 +24,9 @@ def collect_hostbridge_resources(bus_node):
add_child(bus_node, "resource", type="memory", min=hex(begin), max=hex(end), len=hex(end - begin + 1))
def parse_msi(cap_node, cap_struct):
add_child(cap_node, "count", str(1 << cap_struct.multiple_message_capable))
if cap_struct.multiple_message_capable > 0:
multiple_message_node = add_child(cap_node, "capability", id="multiple-message")
add_child(multiple_message_node, "count", str(1 << cap_struct.multiple_message_capable))
add_child(cap_node, "capability", id="multiple-message")
if cap_struct.address_64bit:
add_child(cap_node, "capability", id="64-bit address")
@ -34,8 +34,16 @@ def parse_msi(cap_node, cap_struct):
if cap_struct.per_vector_masking_capable:
add_child(cap_node, "capability", id="per-vector masking")
def parse_msix(cap_node, cap_struct):
add_child(cap_node, "table_size", str(cap_struct.table_size))
add_child(cap_node, "table_bir", str(cap_struct.table_bir))
add_child(cap_node, "table_offset", hex(cap_struct.table_offset_z))
add_child(cap_node, "pba_bir", str(cap_struct.pba_bir))
add_child(cap_node, "pba_offset", hex(cap_struct.pba_offset_z))
cap_parsers = {
"MSI": parse_msi,
"MSI-X": parse_msix,
}
def parse_device(bus_node, device_path):

8
misc/config_tools/board_inspector/pcieparser/caps.py
View File

@ -114,12 +114,12 @@ def parse_msi(buf, cap_ptr):
field_list = msi_field_list(addr)
return MSI_factory(field_list).from_buffer_copy(buf, cap_ptr)
# MSI-X
# MSI-X (0x11)
class MSIX(cdata.Struct, Capability):
_pack_ = 1
_fields_ = copy.copy(CapabilityListRegister._fields_) + [
('table_size', ctypes.c_uint16, 10),
('table_size_z', ctypes.c_uint16, 10),
('reserved', ctypes.c_uint16, 3),
('function_mask', ctypes.c_uint16, 1),
('msix_enable', ctypes.c_uint16, 1),
@ -129,6 +129,10 @@ class MSIX(cdata.Struct, Capability):
('pba_offset_z', ctypes.c_uint32, 29),
]
@property
def table_size(self):
return self.table_size_z + 1
@property
def table_offset(self):
return self.table_offset_z << 3