Files
acrn-hypervisor/hypervisor/arch/x86
Binbin Wu 02ae775bfa hv: pae: fix a issue of loading pdptrs when handle cr4
PDPTE registers should be loaded in PAE paging mode.
However, current code load PDPTE registers in long mode.

Tracked-On: #2561
Signed-off-by: Binbin Wu <binbin.wu@intel.com>
Acked-by: Eddie Dong <eddie.dong@intel.com>
2019-02-21 18:54:22 +08:00
..
2018-12-19 09:07:14 +08:00
2018-11-13 16:28:58 +08:00
2019-02-01 15:54:55 +08:00
2019-01-21 18:03:31 +08:00
2019-01-21 18:03:31 +08:00
2019-02-21 10:38:30 +08:00
2018-12-12 13:08:10 +08:00
2019-01-11 16:52:28 +08:00
2019-02-14 10:16:21 +08:00