Files
acrn-hypervisor/hypervisor/arch/x86
Li, Fei1 4557033a3a hv: vlapic: minor fix about vlapic write
1) In x2apic mode, when read ICR, we want to read a 64-bits value.
2) In x2apic mode, write self-IPI will trap out through MSR write when VID isn't enabled.

Tracked-On: #1842
Signed-off-by: Li, Fei1 <fei1.li@intel.com>
Acked-by: Anthony Xu <anthony.xu@intel.com>
2019-04-12 10:11:10 +08:00
..
2018-12-19 09:07:14 +08:00
2019-02-22 13:14:36 +08:00
2019-03-14 10:38:17 +08:00
2019-03-15 09:03:14 +08:00
2019-02-22 13:14:36 +08:00
2019-03-22 08:38:13 +08:00