mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-05-04 14:36:55 +00:00
7b548e87db
Per MISRA C, operands to bit-wise operations should have unsigned
types. However, C99 prioritizes to use signed integers for hexadecimal constants
without the 'U' suffixes, leading to tons of bit operations on signed integers.
This patch series add the 'U' suffixes to the constants which are used in bit
operations, and add the intended width of these integers when applicable
(i.e. the target value is at least 32-bit wide) to avoid functional differences
due to signed vs. unsigned extensions. The rule of thumb is:
'0' for signed char/short/int
'0U' for unsigned char/short/int
'0L' for signed long (should be 64-bit)
'0UL' for unsigned long (should be 64-bit)
Signed-off-by: Junjie Mao <junjie.mao@intel.com>
135 lines
4.1 KiB
C
135 lines
4.1 KiB
C
/*
|
|
* Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
/*
|
|
* cpuid.h
|
|
*
|
|
* Created on: Jan 4, 2018
|
|
* Author: don
|
|
*/
|
|
|
|
#ifndef CPUID_H_
|
|
#define CPUID_H_
|
|
|
|
/* CPUID bit definitions */
|
|
#define CPUID_ECX_SSE3 (1UL<<0)
|
|
#define CPUID_ECX_PCLMUL (1UL<<1)
|
|
#define CPUID_ECX_DTES64 (1UL<<2)
|
|
#define CPUID_ECX_MONITOR (1UL<<3)
|
|
#define CPUID_ECX_DS_CPL (1UL<<4)
|
|
#define CPUID_ECX_VMX (1UL<<5)
|
|
#define CPUID_ECX_SMX (1UL<<6)
|
|
#define CPUID_ECX_EST (1UL<<7)
|
|
#define CPUID_ECX_TM2 (1UL<<8)
|
|
#define CPUID_ECX_SSSE3 (1UL<<9)
|
|
#define CPUID_ECX_CID (1UL<<10)
|
|
#define CPUID_ECX_FMA (1UL<<12)
|
|
#define CPUID_ECX_CX16 (1UL<<13)
|
|
#define CPUID_ECX_ETPRD (1UL<<14)
|
|
#define CPUID_ECX_PDCM (1UL<<15)
|
|
#define CPUID_ECX_DCA (1UL<<18)
|
|
#define CPUID_ECX_SSE4_1 (1UL<<19)
|
|
#define CPUID_ECX_SSE4_2 (1UL<<20)
|
|
#define CPUID_ECX_x2APIC (1UL<<21)
|
|
#define CPUID_ECX_MOVBE (1UL<<22)
|
|
#define CPUID_ECX_POPCNT (1UL<<23)
|
|
#define CPUID_ECX_AES (1UL<<25)
|
|
#define CPUID_ECX_XSAVE (1UL<<26)
|
|
#define CPUID_ECX_OSXSAVE (1UL<<27)
|
|
#define CPUID_ECX_AVX (1UL<<28)
|
|
#define CPUID_EDX_FPU (1UL<<0)
|
|
#define CPUID_EDX_VME (1UL<<1)
|
|
#define CPUID_EDX_DE (1UL<<2)
|
|
#define CPUID_EDX_PSE (1UL<<3)
|
|
#define CPUID_EDX_TSC (1UL<<4)
|
|
#define CPUID_EDX_MSR (1UL<<5)
|
|
#define CPUID_EDX_PAE (1UL<<6)
|
|
#define CPUID_EDX_MCE (1UL<<7)
|
|
#define CPUID_EDX_CX8 (1UL<<8)
|
|
#define CPUID_EDX_APIC (1UL<<9)
|
|
#define CPUID_EDX_SEP (1UL<<11)
|
|
#define CPUID_EDX_MTRR (1UL<<12)
|
|
#define CPUID_EDX_PGE (1UL<<13)
|
|
#define CPUID_EDX_MCA (1UL<<14)
|
|
#define CPUID_EDX_CMOV (1UL<<15)
|
|
#define CPUID_EDX_PAT (1UL<<16)
|
|
#define CPUID_EDX_PSE36 (1UL<<17)
|
|
#define CPUID_EDX_PSN (1UL<<18)
|
|
#define CPUID_EDX_CLF (1UL<<19)
|
|
#define CPUID_EDX_DTES (1UL<<21)
|
|
#define CPUID_EDX_ACPI (1UL<<22)
|
|
#define CPUID_EDX_MMX (1UL<<23)
|
|
#define CPUID_EDX_FXSR (1UL<<24)
|
|
#define CPUID_EDX_SSE (1UL<<25)
|
|
#define CPUID_EDX_SSE2 (1UL<<26)
|
|
#define CPUID_EDX_SS (1UL<<27)
|
|
#define CPUID_EDX_HTT (1UL<<28)
|
|
#define CPUID_EDX_TM1 (1UL<<29)
|
|
#define CPUID_EDX_IA64 (1UL<<30)
|
|
#define CPUID_EDX_PBE (1UL<<31)
|
|
/* CPUID.07H:EBX.TSC_ADJUST*/
|
|
#define CPUID_EBX_TSC_ADJ (1UL<<1)
|
|
/* CPUID.07H:EDX.IBRS_IBPB*/
|
|
#define CPUID_EDX_IBRS_IBPB (1UL<<26)
|
|
/* CPUID.07H:EDX.STIBP*/
|
|
#define CPUID_EDX_STIBP (1UL<<27)
|
|
/* CPUID.80000001H:EDX.Page1GB*/
|
|
#define CPUID_EDX_PAGE1GB (1UL<<26)
|
|
/* CPUID.07H:EBX.INVPCID*/
|
|
#define CPUID_EBX_INVPCID (1UL<<10)
|
|
/* CPUID.01H:ECX.PCID*/
|
|
#define CPUID_ECX_PCID (1UL<<17)
|
|
|
|
/* CPUID source operands */
|
|
#define CPUID_VENDORSTRING 0
|
|
#define CPUID_FEATURES 1
|
|
#define CPUID_TLB 2
|
|
#define CPUID_SERIALNUM 3
|
|
#define CPUID_EXTEND_FEATURE 7
|
|
#define CPUID_MAX_EXTENDED_FUNCTION 0x80000000
|
|
#define CPUID_EXTEND_FUNCTION_1 0x80000001
|
|
#define CPUID_EXTEND_FUNCTION_2 0x80000002
|
|
#define CPUID_EXTEND_FUNCTION_3 0x80000003
|
|
#define CPUID_EXTEND_FUNCTION_4 0x80000004
|
|
#define CPUID_EXTEND_ADDRESS_SIZE 0x80000008
|
|
|
|
static inline void __cpuid(uint32_t *eax, uint32_t *ebx,
|
|
uint32_t *ecx, uint32_t *edx)
|
|
{
|
|
/* Execute CPUID instruction and save results */
|
|
asm volatile("cpuid":"=a"(*eax), "=b"(*ebx),
|
|
"=c"(*ecx), "=d"(*edx)
|
|
: "0" (*eax), "2" (*ecx)
|
|
: "memory");
|
|
}
|
|
|
|
static inline void cpuid(uint32_t leaf,
|
|
uint32_t *eax, uint32_t *ebx,
|
|
uint32_t *ecx, uint32_t *edx)
|
|
{
|
|
*eax = leaf;
|
|
*ecx = 0;
|
|
|
|
__cpuid(eax, ebx, ecx, edx);
|
|
}
|
|
|
|
static inline void cpuid_subleaf(uint32_t leaf, uint32_t subleaf,
|
|
uint32_t *eax, uint32_t *ebx,
|
|
uint32_t *ecx, uint32_t *edx)
|
|
{
|
|
*eax = leaf;
|
|
*ecx = subleaf;
|
|
|
|
__cpuid(eax, ebx, ecx, edx);
|
|
}
|
|
|
|
int set_vcpuid_entries(struct vm *vm);
|
|
void guest_cpuid(struct vcpu *vcpu,
|
|
uint32_t *eax, uint32_t *ebx,
|
|
uint32_t *ecx, uint32_t *edx);
|
|
|
|
#endif /* CPUID_H_ */
|