mirror of
https://github.com/projectacrn/acrn-hypervisor.git
synced 2025-12-22 04:42:27 +00:00
Guest may write a MSI capability register with only RW bits setting on. This works well on native since the hardware will make sure RO register bits could not over-write. However, the software needs more efforts to achieve this. This patch does this by defining a RW permission mapping base on bits. When a guest tries to write a MSI Capability register, only modify the RW bits on vCFG space. Tracked-On: #4550 Signed-off-by: Li Fei1 <fei1.li@intel.com>
5.5 KiB
5.5 KiB