Yin Fengwei ef411d4ac3 hv: ptirq: Shouldn't change sid if intx irq mapping was added ... Now, we use hash table to maintain intx irq mapping by using the key generated from sid. So once the entry is added,we can not update source ide any more. Otherwise, we can't locate the entry with the key generated from new source ide. For source id change, remove_remapping/add_remapping is used instead of update source id directly if entry was added already. Tracked-On: #5640 Signed-off-by: Yin Fengwei <fengwei.yin@intel.com> Acked-by: Eddie Dong <eddie.dong@intel.com>		2021-01-12 15:23:44 +08:00
..
boot	hv: don't need to save boot context	2020-10-29 10:05:05 +08:00
configs	acrn-config: refactor pci_dev_c.py and insert vuart device information	2020-10-30 20:24:28 +08:00
guest	hv: ptirq: Shouldn't change sid if intx irq mapping was added	2021-01-12 15:23:44 +08:00
lib	HV: rewrite memcpy_s to be iso c11 compliant	2020-06-08 13:30:04 +08:00
seed	hv: refine code style	2020-11-26 12:56:28 +08:00
cpu_caps.c	hv: Add split-lock emulation for LOCK prefix instruction	2020-12-31 11:12:33 +08:00
cpu_state_tbl.c	HV: add board specific cpu state table to support Px Cx	2019-07-29 20:25:16 +08:00
cpu.c	hv: skip pSRAM for guest WBINVD emulation	2020-11-02 10:29:43 +08:00
e820.c	hv: Reserve space for VMs' EPT 4k pages after boot	2020-04-01 21:13:37 +08:00
gdt.c	hv:cleanup header files for arch folder	2019-02-22 13:14:36 +08:00
idt.S	HV: Install a NMI handler in acrn IDT	2019-12-13 10:13:09 +08:00
init.c	hv: refine virtualization flow for cr0 and cr4	2020-12-18 11:21:22 +08:00
ioapic.c	hv: mmu: rename hv_access_memory_region_update to ppt_clear_user_bit	2020-11-02 10:29:43 +08:00
irq.c	hv: coding style clean-up related to Boolean	2020-11-28 14:51:32 +08:00
Kconfig	hv: psram: add kconfig to enable psram	2020-11-02 15:56:30 +08:00
lapic.c	hv:cpu-caps:refine processor family and model info	2020-08-14 10:08:50 +08:00
mmu.c	hv: mmu: rename hv_access_memory_region_update to ppt_clear_user_bit	2020-11-02 10:29:43 +08:00
notify.c	hv: maintain a per-pCPU array of vCPUs and handle posted interrupt IRQs	2020-04-15 13:47:22 +08:00
page.c	hv: mmu: rename hv_access_memory_region_update to ppt_clear_user_bit	2020-11-02 10:29:43 +08:00
pagetable.c	hv: mmu: release 1GB cpu side support constrain	2020-06-15 15:16:34 +08:00
platform_caps.c	hv: add function to check if using posted interrupt is possible for vm	2020-04-15 13:47:22 +08:00
pm.c	pm: S5: update the system shutdown logical in ACRN	2019-12-23 15:15:09 +08:00
ptcm.c	hv: pSRAM: temporarily remove NX bit of PTCM binary	2020-11-02 10:29:43 +08:00
rdt.c	hv: coding style clean-up related to Boolean	2020-11-28 14:51:32 +08:00
sched.S	hv: sched: rename schedule related structs and vars	2019-10-16 10:25:53 +08:00
security.c	hv:cpu-caps:refine processor family and model info	2020-08-14 10:08:50 +08:00
sgx.c	hv: sgx: add basic support to init sgx resource for vm	2019-05-29 11:24:13 +08:00
timer.c	hv: list: rename list_entry to container_of	2020-03-31 10:57:47 +08:00
trampoline.c	hv: remove de-privilege boot mode support and remove vboot wrappers	2020-10-21 15:09:26 +08:00
vmx.c	hv:fix "no prototype for non-static function"	2019-07-09 10:36:03 +08:00
vtd.c	hv: mmu: rename hv_access_memory_region_update to ppt_clear_user_bit	2020-11-02 10:29:43 +08:00
wakeup.S	hv: pm: correct the function name	2019-09-11 17:30:24 +08:00