mirror of
https://github.com/pciutils/pciids.git
synced 2025-07-31 21:55:06 +00:00
New snapshot generated
This commit is contained in:
parent
f80056e988
commit
2c4f5d964e
10
pci.ids
10
pci.ids
@ -1,8 +1,8 @@
|
||||
#
|
||||
# List of PCI ID's
|
||||
#
|
||||
# Version: 2015.09.24
|
||||
# Date: 2015-09-24 03:15:02
|
||||
# Version: 2015.09.29
|
||||
# Date: 2015-09-29 03:15:03
|
||||
#
|
||||
# Maintained by Albert Pool, Martin Mares, and other volunteers from
|
||||
# the PCI ID Project at http://pci-ids.ucw.cz/.
|
||||
@ -10248,7 +10248,7 @@
|
||||
1296 GK208M [GeForce 825M]
|
||||
1298 GK208M [GeForce GT 720M]
|
||||
1299 GK208M [GeForce 920M]
|
||||
129a GK208GL [N16V-GL]
|
||||
129a GK208M [GeForce 910M]
|
||||
12a0 GK208
|
||||
12b9 GK208GLM [Quadro K610M]
|
||||
12ba GK208GLM [Quadro K510M]
|
||||
@ -25758,6 +25758,10 @@
|
||||
6f45 Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 2 Debug
|
||||
6f46 Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 2 Debug
|
||||
6f47 Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D QPI Link 2 Debug
|
||||
6f50 Xeon Processor D Family QuickData Technology Register DMA Channel 0
|
||||
6f51 Xeon Processor D Family QuickData Technology Register DMA Channel 1
|
||||
6f52 Xeon Processor D Family QuickData Technology Register DMA Channel 2
|
||||
6f53 Xeon Processor D Family QuickData Technology Register DMA Channel 3
|
||||
6f60 Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Home Agent 1
|
||||
6f68 Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Target Address/Thermal/RAS
|
||||
6f6a Xeon E7 v4/Xeon E5 v4/Xeon E3 v4/Xeon D Channel Target Address Decoder
|
||||
|
Loading…
Reference in New Issue
Block a user