github/acrn-hypervisor
1
0
Fork 0
mirror of https://github.com/projectacrn/acrn-hypervisor.git synced 2025-09-23 17:58:30 +00:00
Code Issues Projects Releases Wiki Activity

hv: extend union dmar_ir_entry to support VT-d posted interrupts

Browse Source 
Exend union dmar_ir_entry to support VT-d posted interrupts.

Rename some fields of union dmar_ir_entry:
  entry --> value
  sw_bits --> avail

Tracked-On: #4506
Signed-off-by: dongshen <dongsheng.x.zhang@intel.com>
Reviewed-by: Eddie Dong <eddie.dong@Intel.com>
This commit is contained in:
dongshen
2020-03-18 15:34:36 -07:00
committed by wenlingz
parent 016c1a5073
commit 1328dcb205
3 changed files with 68 additions and 43 deletions
Download Patch File Download Diff File Expand all files Collapse all files

61
hypervisor/include/arch/x86/vtd.h
View File

@@ -511,24 +511,49 @@ struct dmar_entry {
};
union dmar_ir_entry {
struct dmar_entry entry;
struct {
uint64_t present:1;
uint64_t fpd:1;
uint64_t dest_mode:1;
uint64_t rh:1;
uint64_t trigger_mode:1;
uint64_t delivery_mode:3;
uint64_t sw_bits:4;
uint64_t rsvd_1:3;
uint64_t mode:1;
uint64_t vector:8;
uint64_t rsvd_2:8;
uint64_t dest:32;
uint64_t sid:16;
uint64_t sq:2;
uint64_t svt:2;
uint64_t rsvd_3:44;
struct dmar_entry value;
union {
/* Remapped mode */
struct {
uint64_t present:1;
uint64_t fpd:1;
uint64_t dest_mode:1;
uint64_t rh:1;
uint64_t trigger_mode:1;
uint64_t delivery_mode:3;
uint64_t avail:4;
uint64_t rsvd_1:3;
uint64_t mode:1;
uint64_t vector:8;
uint64_t rsvd_2:8;
uint64_t dest:32;
uint64_t sid:16;
uint64_t sq:2;
uint64_t svt:2;
uint64_t rsvd_3:44;
} remap;
/* Posted mode */
struct {
uint64_t present:1;
uint64_t fpd:1;
uint64_t rsvd_1:6;
uint64_t avail:4;
uint64_t rsvd_2:2;
uint64_t urgent:1;
uint64_t mode:1;
uint64_t vector:8;
uint64_t rsvd_3:14;
uint64_t pda_l:26;
uint64_t sid:16;
uint64_t sq:2;
uint64_t svt:2;
uint64_t rsvd_4:12;
uint64_t pda_h:32;
} post;
} bits __packed;
};