Files
acrn-hypervisor/hypervisor/arch/x86
Zide Chen bb47184f3c hv: fix enable_msr_interception() function
Fixed three MISRA-C violations:
11S: No brackets to loop body
7C: Procedure has more than one exit point.
8D: DD data flow anomalies found.
  initialize read_map and write_map in the declaration statements.

Fixed one bug:
Use "msr <= 0x1FFFU" instead of "msr < 0x1FFFU" because 0x1FFF is a valid MSR
bitmap address.

Tracked-On: #861
Signed-off-by: Zide Chen <zide.chen@intel.com>
Acked-by: Anthony Xu <anthony.xu@intel.com>
2018-12-20 18:46:19 +08:00
..
2018-12-19 09:07:14 +08:00
2018-12-19 15:11:31 +08:00
2018-12-12 13:08:10 +08:00
2018-11-13 16:28:58 +08:00
2018-12-19 09:07:14 +08:00
2018-12-19 15:11:31 +08:00
2018-12-19 09:07:14 +08:00
2018-12-12 13:08:10 +08:00
2018-12-17 14:31:52 +08:00
2018-12-12 13:08:10 +08:00
2018-12-12 13:08:10 +08:00