Files
acrn-hypervisor/hypervisor/include/arch/x86
Yonghua Huang d43d2c9295 HV: add CPU capabilities detection for L1TF mitigation
- detect if current processor is affected by L1TF
  - detect the presence of of "IA32_FLUSH_CMD(MSR 0x10B)
    if processor is affected by L1TF.

Tracked-On: #1672
Signed-off-by: Yonghua Huang <yonghua.huang@intel.com>
Reviewed-by: Kevin Tian <kevin.tian@intel.com>
2018-11-01 11:21:15 +08:00
..
2018-10-31 15:01:57 +08:00
2018-10-17 14:30:52 +08:00
2018-10-29 10:14:25 +08:00
2018-09-18 09:43:43 +08:00
2018-10-18 09:26:59 +08:00
2018-08-23 11:09:25 +08:00
2018-10-25 13:41:29 +08:00
2018-10-17 14:30:52 +08:00
2018-10-10 13:02:00 +08:00
2018-10-10 13:02:00 +08:00